ALPHA & OMEGA SEMICONDUCTOR

AONS420A70

700V, aMOS5™ N-Channel Power Transistor

General Description

- Proprietary αMOS5™ technology
- Low $R_{DS(ON)}$
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness and fast reverse recovery

Applications

- PFC and PWM stages (Flyback, LLC) of Adapter, PC Silverbox, Server, Gaming Power Supply, Industrial, TV, Lighting

Product Summary

V_{DS} @ $T_{j,max}$	800V
I_{DM}	46A
$R_{DS(ON),max}$	< 0.42Ω
$Q_{g,typ}$	21.5nC
E_{oss} @ 400V	2.8μJ

100% UIS Tested
100% R_g Tested

Green Product

DFN5x6F







Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONS420A70	DFN5x6F	Tape & Reel	3000

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	700	V
Gate-Source Voltage		V_{GS}	±20	V
Gate-Source Voltage (dynamic) AC(f>1Hz)		V_{GS}	±30	V
Continuous Drain Current	T_C=25°C	I_D	12	A
	T_C=100°C		7.5	
Pulsed Drain Current [C]		I_{DM}	46	
Continuous Drain Current	T_A=25°C	I_{DSM}	2	A
	T_A=70°C		1.6	
Avalanche Current [C] L=1mH		I_{AR}	3.4	A
Repetitive avalanche energy [C]		E_{AR}	5.8	mJ
Single pulsed avalanche energy [G]		E_{AS}	50	mJ
MOSFET dv/dt ruggedness		dv/dt	100	V/ns
Diode reverse recovery V_{DS}=0 to 400V,I_F<=6A,T_j=25°C		dv/dt	20	
		di/dt	500	A/us
Power Dissipation [B]	T_C=25°C	P_D	183	W
	Derate above 25°C		1.5	W/°C
Power Dissipation [A]	T_A=25°C	P_{DSM}	4.2	W
	T_A=70°C		2.7	W/°C
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter		Symbol	Typical	Maximum	Units
Maximum Junction-to-Ambient [A]	t ≤ 10s	$R_{\theta JA}$	25	30	°C/W
Maximum Junction-to-Ambient [A D]	Steady-State		45	55	°C/W
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	0.42	0.68	°C/W

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I_D=250µA, V_{GS}=0V, T_J=25°C	700			V
		I_D=250µA, V_{GS}=0V, T_J=150°C		800		
BV_{DSS} /ΔTJ	Breakdown Voltage Temperature Coefficient	I_D=250µA, V_{GS}=0V		0.6		V/ °C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS}=700V, V_{GS}=0V			1	µA
		V_{DS}=560V, T_J=125°C			10	
I_{GSS}	Gate-Body leakage current	V_{DS}=0V, V_{GS}=±20V			±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS}=5V, I_D=250µA	3.4	4	4.6	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	V_{GS}=10V, I_D=6A		0.38	0.42	Ω
g_{FS}	Forward Transconductance	V_{DS}=10V, I_D=6A		8.6		S
V_{SD}	Diode Forward Voltage	I_S=6A,V_{GS}=0V		0.86	1.2	V
I_S	Maximum Body-Diode Continuous Current				12	A
I_{SM}	Maximum Body-Diode Pulsed Current [C]				46	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		1360		pF
C_{oss}	Output Capacitance			34		pF
$C_{o(er)}$	Effective output capacitance, energy related [I]	V_{GS}=0V, V_{DS}=0 to 480V, f=1MHz		32		pF
$C_{o(tr)}$	Effective output capacitance, time related [J]			147		pF
C_{rss}	Reverse Transfer Capacitance	V_{GS}=0V, V_{DS}=100V, f=1MHz		1.7		pF
R_g	Gate resistance	f=1MHz		2		Ω
SWITCHING PARAMETERS						
Q_g	Total Gate Charge	V_{GS}=10V, V_{DS}=480V, I_D=6A		21.5		nC
Q_{gs}	Gate Source Charge			10		nC
Q_{gd}	Gate Drain Charge			6		nC
$T_{d(on)}$	Turn-On DelayTime	V_{GS}=10V, V_{DS}=400V, I_D=6A, R_G=5Ω		24.5		ns
T_r	Turn-On Rise Time			17		ns
$T_{d(off)}$	Turn-Off DelayTime			34.5		ns
T_f	Turn-Off Fall Time			13		ns
T_{rr}	Body Diode Reverse Recovery Time	I_F=6A, dI/dt=100A/µs, V_{DS}=400V		310		ns
I_{rm}	Peak Reverse Recovery Current			24.5		A
Q_{rr}	Body Diode Reverse Recovery Charge			4.8		µC

A. The value of $R_{\theta JA}$ is measured with the device in a still air environment with T_A =25° C. The Power dissipation PDSM is based on $R_{\theta JA}$ t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.
B. The power dissipation P_D is based on $T_{J(MAX)}$=150° C in a TO252 package, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
C. Single pulse width limited by junction temperature $T_{J(MAX)}$ =150° C.
D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.
E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$=150° C. The SOA curve provides a single pulse rating
G. L=60mH, I_{AS}=1.3A, R_G=25Ω, Starting T_J=25° C.
H.These tests are performed with the device mounted on 1 in^2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.
I. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.
J. $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 1: On-Region Characteristics



Figure 2: Transfer Characteristics



Figure 3: On-Resistance vs. Drain Current and Gate Voltage



Figure 4: On-Resistance vs. Junction Temperature



Figure 5: Break Down vs. Junction Temparature



Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 7: Gate-Charge Characteristics



Figure 8: Capacitance Characteristics



Figure 9: Coss stored Energy



Figure 10: Current De-rating (Note F)



Figure 11: Maximum Forward Biased Safe Operating Area (Note F)



Figure 12: Power De-rating (Note B)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Figure 13: Single Pulse Power Rating Junction-to-Case (Note F)



Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)



Figure 15: Normalized Maximum Transient Thermal Impedance (Note F)



Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms