

**General Description**

- Trench Power MOS Technology
- Low  $R_{DS(ON)}$
- Low Gate Charge
- High Current Capability
- RoHS and Halogen-Free Compliant


**Applications**

- DC/DC Converters in Computing
- Isolated DC/DC Converters in Telecom and Industrial

**Product Summary**

$V_{DS}$	30V
$I_D$ (at $V_{GS}=10V$ )	85A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 2.8m $\Omega$
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 3.5m $\Omega$

100% UIS Tested  
 100% Rg Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
-----------------------	--------------	------	------------------------

AON6794	DFN 5x6	Tape & Reel	3000
---------	---------	-------------	------

**Absolute Maximum Ratings  $T_A=25^\circ\text{C}$  unless otherwise noted**

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current <sup>G</sup>	$I_D$	$T_C=25^\circ\text{C}$	85
		$T_C=100^\circ\text{C}$	60
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	190	A
Continuous Drain Current	$I_{DSM}$	$T_A=25^\circ\text{C}$	37
		$T_A=70^\circ\text{C}$	30
Avalanche Current <sup>C</sup>	$I_{AS}$	42	A
Avalanche energy $L=0.05\text{mH}$ <sup>C</sup>	$E_{AS}$	44	mJ
$V_{DS}$ Spike	$V_{SPIKE}$	36	V
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^\circ\text{C}$	42
		$T_C=100^\circ\text{C}$	17
Power Dissipation <sup>A</sup>	$P_{DSM}$	$T_A=25^\circ\text{C}$	6.2
		$T_A=70^\circ\text{C}$	4
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

**Thermal Characteristics**

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup> $t \leq 10\text{s}$	$R_{\theta JA}$	15	20	$^\circ\text{C/W}$
Maximum Junction-to-Ambient <sup>A,D</sup> Steady-State		40	50	$^\circ\text{C/W}$
Maximum Junction-to-Case Steady-State	$R_{\theta JC}$	2.4	3	$^\circ\text{C/W}$

**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**


Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	ID=10mA, VGS=0V	30			V
IDSS	Zero Gate Voltage Drain Current	VDS=30V, VGS=0V T <sub>J</sub> =55°C			0.5	mA
					100	
IGSS	Gate-Body leakage current	VDS=0V, VGS=±12V			±100	nA
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=250µA	1.1	1.5	1.9	V
RDS(on)	Static Drain-Source On-Resistance	VGS=10V, ID=20A T <sub>J</sub> =125°C		2.3	2.8	mΩ
				3.4	4.1	
		VGS=4.5V, ID=20A		2.8	3.5	mΩ
gFS	Forward Transconductance	VDS=5V, ID=20A		167		S
VSD	Diode Forward Voltage	IS=1A, VGS=0V		0.5	0.7	V
IS	Maximum Body-Diode Continuous Current				30	A
<b>DYNAMIC PARAMETERS</b>						
Ciss	Input Capacitance	VGS=0V, VDS=15V, f=1MHz		2150		pF
Coss	Output Capacitance			710		pF
Criss	Reverse Transfer Capacitance			70		pF
Rg	Gate resistance	f=1MHz	0.9	1.8	2.7	Ω
<b>SWITCHING PARAMETERS</b>						
Qg(10V)	Total Gate Charge	VGS=10V, VDS=15V, ID=20A		37.5		nC
Qg(4.5V)	Total Gate Charge			17		nC
Qgs	Gate Source Charge			5		nC
Qgd	Gate Drain Charge			5		nC
tD(on)	Turn-On DelayTime	VGS=10V, VDS=15V, RL=0.75Ω, RGEN=3Ω		7		ns
tr	Turn-On Rise Time			3.5		ns
tD(off)	Turn-Off DelayTime			36		ns
tf	Turn-Off Fall Time			6		ns
trr	Body Diode Reverse Recovery Time	IF=20A, dI/dt=500A/µs		15.5		ns
Qrr	Body Diode Reverse Recovery Charge	IF=20A, dI/dt=500A/µs		33		nC

- A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> =25° C. The Power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.
- B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Single pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C.
- D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:  
[http://www.aosmd.com/terms\\_and\\_conditions\\_of\\_sale](http://www.aosmd.com/terms_and_conditions_of_sale)


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 1: On-Region Characteristics (Note E)**




**Figure 2: Transfer Characteristics (Note E)**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**



**Figure 4: On-Resistance vs. Junction Temperature (Note E)**




**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**




**Figure 6: Body-Diode Characteristics (Note E)**


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Figure 7: Gate-Charge Characteristics**




**Figure 8: Capacitance Characteristics**



**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**



**Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)**



**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)






Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

