

## General Description

The AOZ32033AQI is an integrated half-bridge solution with intelligent slew-rate control for wireless charger application. The device includes the high-side, low-side N-channel MOSFETs and its driver circuit. Typically, it's dedicated for the design of wireless charger transmitter circuit which is composed of full-bridge topology with resonant tank circuit to get best efficiency of power converter.

The AOZ32033AQI provides adjustable gate drive sink and source current control, by doing this control methodology, it's able to optimize EMI and driver losses to improve overall efficiency performance. Moreover, the features of AOZ32033AQI have multiple protection functions such as  $V_{CC}$  UVLO, over temperature protection to make the design more robust.

The AOZ32033AQI is available in a 3mm×3mm QFN-18L package and is rated over a -40°C to +85°C ambient temperature range.

## Features


- Maximum operating input voltage 28V
  - Support 12V & 24V voltage rail system
- 15W~30W coil driver
  - For wireless charger transmitter circuit
- Slew-rate control to improve EMI performance
- Integrated bootstrap diode
- Support protection
  - OTP, UVLO
- Thermally enhanced 18-pin 3×3 QFN

## Applications

- Wireless charger TX



## Typical Application (Wireless Charger TX)




## Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental
AOZ32033AQI	-40°C to +85°C	18-Pin 3x3 QFN	Green




All AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit <http://www.aosmd.com/media/AOSGreenPolicy.pdf> for additional information.

## Pin Configuration



**18-Pin 3mm x 3mm QFN**

## Start-up Sequence



## Pin Description

Pin Number	Pin Name	Pin Function
1	HIN	PWM Input for High-Side MOSFET.
2	LIN	PWM Input for Low-Side MOSFET.
3	NC	No connect
4, 5, 6, 7, 8	VIN	Supply Input. All VIN pins must be connected together.
9, 13, 14	VHB	Switching Node for Half-Bridge. All VHB must be connected together.
10, 11, 12	PGND	Power Ground.
15	BST	Bootstrap Capacitor Connection. Connect an external capacitor between BST and VHB for supplying high-side MOSFET.
16	VCC	Supply Input for Analog Functions. Bypass VCC to AGND with a 0.1uF~10uF ceramic capacitor and as close to VCC pin as possible
17	AGND	Analog Ground.
18	SRC	Slew-Rate Control to Adjust Driver Speed of Internal MOSFET.

## Absolute Maximum Ratings

Exceeding the Absolute Maximum Ratings may damage the device.

Parameter	Rating
V <sub>IN</sub> to AGND	-0.3V to 30V
V <sub>HB</sub> to AGND	-0.3V to 30V
B <sub>ST</sub> to AGND	-0.3V to 40V
B <sub>ST</sub> to V <sub>HB</sub>	-0.3 to 6V
S <sub>RC</sub> , V <sub>CC</sub> to AGND	-0.3V to 6V
P <sub>GND</sub> to AGND	-0.3V to +1V
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
ESD Rating	±2kV

## Maximum Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	3.8V to 28V
Supply Voltage (V <sub>CC</sub> )	4.75V to 5.5V
Ambient Temperature (T <sub>A</sub> )	-40°C to +85°C
Package Thermal Resistance ( $\theta_{JA}$ ) ( $\theta_{JC}$ )	40°C/W 0.6°C/W

## Electrical Characteristics

T<sub>A</sub> = -40°C to 85°C unless otherwise specified.


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V <sub>UVLO_R</sub>	V <sub>CC</sub> UVLO Rising	V <sub>IN</sub> =12V, V <sub>CC</sub> increase, Monitor SRC from low to high		4.3		V
V <sub>UVLO_F</sub>	V <sub>CC</sub> UVLO Falling	V <sub>IN</sub> =12V, V <sub>CC</sub> decrease, Monitor SRC from high to low		4.2		V
V <sub>B_UVLO_R</sub>	V <sub>BST</sub> -V <sub>HB</sub> UVLO Rising	V <sub>IN</sub> =20V, (V <sub>BST</sub> -V <sub>HB</sub> ) increase, Monitor V <sub>HB</sub> from low to high		4.3		V
V <sub>B_UVLO_F</sub>	V <sub>BST</sub> -V <sub>HB</sub> UVLO Falling	V <sub>IN</sub> =20V, (V <sub>BST</sub> -V <sub>HB</sub> ) decrease, Monitor V <sub>HB</sub> from high to low		4.2		V
I <sub>VIN_QC</sub>	I <sub>VIN</sub> Quiescent Current	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, HIN=LIN=0V, SRC=100k $\Omega$		30		$\mu$ A
I <sub>VCC_QC</sub>	I <sub>VCC</sub> Quiescent Current	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, HIN=LIN=0V, SRC=100k $\Omega$		200		$\mu$ A
I <sub>BST-VHB_QC</sub>	I <sub>BST-VHB</sub> Quiescent Current	HIN/LIN=0V, V <sub>HB</sub> =1V, (V <sub>BST</sub> -V <sub>HB</sub> )=5V, Monitor (V <sub>BST</sub> -V <sub>HB</sub> ) Current			0.2	mA
V <sub>H_LIN_L</sub>	HIN/LIN Logic Low Voltage	V <sub>IN</sub> =12V	0		1.2	V
V <sub>H_LIN_H</sub>	HIN/LIN Logic High Voltage	V <sub>IN</sub> =12V	2.2		5.5	V
R <sub>H_LIN_IN</sub>	HIN/LIN Input Pull Low Impedance			280		k $\Omega$
t <sub>HIN_RP</sub>	HIN Rising Propagation Delay	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, SRC=20k $\Omega$ , V <sub>HB</sub> to GND=100 $\Omega$ , HIN=Low to High, Monitor V <sub>HB</sub> Low to High		55		ns
t <sub>HIN_FP</sub>	HIN Falling Propagation Delay	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, SRC=20k $\Omega$ , V <sub>HB</sub> to GND=100 $\Omega$ , HIN=High to Low, Monitor V <sub>HB</sub> High to Low		75		ns
t <sub>LIN_RP</sub>	LIN Rising Propagation Delay	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, SRC=20k $\Omega$ , V <sub>HB</sub> to VIN=100 $\Omega$ , LIN=Low to High, Monitor V <sub>HB</sub> High to Low		45		ns
t <sub>LIN_FP</sub>	LIN Falling Propagation Delay	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, SRC=20k $\Omega$ , V <sub>HB</sub> to VIN=100 $\Omega$ , LIN=High to Low, Monitor V <sub>HB</sub> Low to High		70		ns

## Electrical Characteristics

T<sub>A</sub> = -40°C to 85°C unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
T <sub>DM_R</sub>	Delay Matching Rising	Difference between t <sub>HIN_RP</sub> and t <sub>LIN_RP</sub>		10		ns
T <sub>DM_F</sub>	Delay Matching Falling	Difference between t <sub>HIN_FP</sub> and t <sub>LIN_FP</sub>		5		ns
V <sub>SRC</sub>	SRC	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, SRC=20kΩ	0.97	1	1.03	V
I <sub>SRC_MIN</sub>	SRC Min. Source Current	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, SRC=4V		0.5		μA
I <sub>SRC_MAX</sub>	SRC Max. Source Current	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, SRC=0.8V		140		μA
SR <sub>HIN_R</sub>	HIN Rising Slew Rate (SRC=20kΩ)	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, V <sub>HB</sub> to GND=100Ω, HIN=Low to High, Monitor V <sub>HB</sub> Rising Slew Rate		0.85		V/ns
SR <sub>HIN_F</sub>	HIN Falling Slew Rate (SRC=20kΩ)	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, V <sub>HB</sub> to GND=100Ω, HIN=High to Low, Monitor V <sub>HB</sub> Falling Slew Rate		0.06		V/ns
SR <sub>LIN_R</sub>	LIN Rising Slew Rate (SRC=20kΩ)	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, V <sub>HB</sub> to VIN=100Ω, LIN=High to Low, Monitor V <sub>HB</sub> Rising Slew Rate		0.07		V/ns
SR <sub>LIN_F</sub>	LIN Falling Slew Rate (SRC=20kΩ)	V <sub>IN</sub> =10V, V <sub>CC</sub> =5V, V <sub>HB</sub> to VIN=100Ω, LIN=Low to High Monitor V <sub>HB</sub> Falling Slew Rate		1.3		V/ns
R <sub>H_ON</sub>	V <sub>IN</sub> -V <sub>HB</sub> RON	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, HIN=5V, (V <sub>BST</sub> -V <sub>HB</sub> )=5V, I <sub>VHB</sub> =1A		11		mΩ
R <sub>L_ON</sub>	V <sub>HB</sub> -PGND RON	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V, LIN=5V, PGND=0, I <sub>VHB</sub> =1A		11		mΩ
V <sub>SD</sub>	Boost Diode Forward Voltage	Forward Current = 2mA		0.4		V
T <sub>OTP</sub>	OTP	V <sub>IN</sub> =12V, V <sub>CC</sub> =5V		150		°C

## Functional Block Diagram



## Typical Performance Characteristics




Figure 1. VCC UVLO Rising Threshold




Figure 2.  $V_{BST} - V_{HB}$  UVLO Falling Threshold




Figure 3. VCC UVLO Falling Threshold




Figure 4. Input Standby Current




Figure 5.  $V_{BST} - V_{HB}$  UVLO Rising Threshold




Figure 6.  $V_{CC}$  Standby Current

Typical Performance Characteristics (Continued)




Figure 7. HIN High Threshold




Figure 8. LIN High Threshold




Figure 9. HIN Low Threshold




Figure 10. LIN Low Threshold



## Detailed Description

The AOZ32033AQI is an integrated half-bridge solution with intelligent slew-rate control for wireless charger application. The device includes the high-side, low-side N-channel MOSFETs and its driver circuit. Typically, it's dedicated for the design of wireless charger transmitter circuit which is composed of full-bridge topology with resonant tank circuit to get best efficiency of power converter.

The AOZ32033AQI provides adjustable gate drive sink and source current control, by doing this control methodology, it's able to optimize EMI and driver losses to improve overall efficiency performance.

In addition, the AOZ32033AQI provides several fault protections, such as UVLO, OTP and non-overlapping mechanism.

The AOZ32033AQI is available in 18-pin 3mm×3mm QFN package.

### Non-overlapping

For forbidding shoot-through, HIN or LIN is invalid when HIN or LIN goes high state before other one. For example, low-side gate state keeps low regardless of the state of LIN when HIN is high at first, and vice versa.

### Adjustable Source/Sink Current

It's hard to meet all of EMI specifications in different applications. So, AOZ32033AQI provides external adjustable resistors for tuning gate drive source and sink current.

SRC is used to tune gate drive source and sink current, respectively. A resistor connects between SRC pin and GND to setting gate drive source / sink current by internal current mirror, as illustrated Fig. 11. Source and sink current use maximum capability to drive when SRC pin is floating or the voltage on SRC pin is exceed 4V.




Figure 11. Source/Sink Current Implement Waveform

In addition, source and sink current controls are implemented only during MOSFET Miller effect and  $V_{GS} > 1V$ , as illustrated Fig. 12.





Figure 12. Source /Sink Current Implement Waveform

## Layout Considerations


Several layout tips are listed below for the best electric and thermal performance.

1. The VIN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to VIN pins to help thermal dissipation.
2. Input capacitors should be connected to the VIN pins and the PGND pins as close as possible to reduce the switching spikes.
3. The VHB pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to VHB pins to help thermal dissipation.
4. Decoupling capacitor  $C_{VCC}$  should be connected to  $V_{CC}$  and AGND as close as possible.
5. Bootstrap capacitor  $C_{BST}$  should be connected to VBST and VHB as close as possible.
6. A ground plane is preferred; PGND and AGND must be connected to the ground plane through vias.
7. Keep sensitive signal traces such as feedback trace and digital signals far away from the VHB pins.




**Figure 13. Layout Placement**


Package Dimensions, QFN3x3-18L




Top VIEW



SIDE VIEW




Bottom VIEW



SIDE VIEW

RECOMMENDED LAND PATTERN




UNIT: mm

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.45	0.55	0.65	0.018	0.022	0.026
A1	0.00	-	0.05	0.000	-	0.002
A2	0.10	0.15	0.20	0.004	0.006	0.008
E	2.90	3.00	3.10	0.114	0.118	0.122
E1	1.15	1.20	1.25	0.045	0.047	0.049
E2	1.80	1.85	1.90	0.071	0.073	0.075
E3	1.00	1.10	1.20	0.039	0.043	0.047
E4	0.45	0.55	0.65	0.018	0.021	0.025
E5	1.88	1.93	1.98	0.074	0.076	0.078
E6	2.10	2.15	2.20	0.083	0.085	0.087
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	0.45	0.55	0.65	0.018	0.021	0.025
D2	0.64	0.69	0.74	0.025	0.027	0.029
D3	0.85	0.90	0.95	0.033	0.035	0.037
D4	0.45	0.55	0.65	0.018	0.021	0.025
D5	0.33	0.38	0.43	0.013	0.015	0.017
D6	1.30	1.35	1.40	0.051	0.053	0.055
D7	0.35	0.40	0.45	0.014	0.016	0.018
D8	0.50	0.55	0.60	0.019	0.021	0.023
L	0.25	0.30	0.35	0.010	0.012	0.014
L1	0.15	0.20	0.25	0.006	0.008	0.010
b	0.15	0.20	0.25	0.006	0.008	0.010
b1	0.09	0.14	0.19	0.004	0.006	0.007
K	0.35	0.40	0.45	0.014	0.016	0.018
e	0.50			0.020		
e1	1.00			0.039		
e2	0.80			0.031		

NOTE  
CONTROLLING DIMENSION IS MILLIMETER.

### Tape and Reel Dimensions, QFN3x3-18L


#### QFN3x3 18L EP2 S Carrier Tape



UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	W	E1	F	P0	P1	P2	T
QFN3x3_18L	3.30 ±0.10	3.30 ±0.10	0.80 ±0.10	1.55 ±0.05	1.50 Min.	12.00 +0.30 -0.00	1.75 ±0.10	5.50 ±0.10	4.00 ±0.10	8.00 ±0.10	2.00 ±0.10	0.30 ±0.05

#### QFN3x3 18L EP2 S Reel




UNIT: MM

TAPE SIZE	REEL SIZE	M	N	W	W1	H	S	K	G	R	V
12 mm	ø330	ø330.00 ±2.00	ø101.6 ±2.00	12.40 +2.00 -0.00	12.40 +3.00 -0.20	ø13.20 ±0.30	1.70-2.60	---	---	---	---


#### QFN3x3 18L EP2 S TAPE

Leader / Trailer  
& Orientation

Unit Per Reel:  
5000pcs



## Part Marking



**Note:**

Assembly Location - YWLT/YWLT<sub>1</sub>/YWLT<sub>2</sub>

### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at:

[http://www.aosmd.com/terms\\_and\\_conditions\\_of\\_sale](http://www.aosmd.com/terms_and_conditions_of_sale)

### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.