

AOZ2262BQI-18 28V/10A Synchronous EZBuck™ Regulator

General Description

The AOZ2262BQI-18 is a high-efficiency, easy-to-use DC/DC synchronous buck regulator that operates up to 28 V. The device is capable of supplying 10 A of continuous output current with an output voltage adjustable down to 0.8 V ±1%.

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range. The on time can be externally programmed up to $3.3\,\mu\text{S}$.

The device features multiple protection functions such as VCC under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2262BQI-18 is available in a 4mm × 4mm QFN-23L package and is rated over a -40°C to +85°C ambient temperature range.

Features

- Wide input voltage range
 - 10 V to 28 V
- 10A continuous output current
- Output voltage adjustable from 0.8V ±1.0%
- Low RDS(ON) internal NFETs
 - 14 mΩ high-side
 - 9mΩ low-side
- Constant On-Time with input feed-forward
- Programmable on-time up to 3.3 µS
- Selectable PFM/PWM Mode
- Ceramic capacitor stable
- Adjustable soft start
- Ripple Reduction
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Over voltage protection
- Thermal shutdown
- Thermally enhanced 23-pin 4 mm × 4 mm QFN


Applications

- Portable computers
- Compact desktop PCs
- Servers
- Graphics cards
- Set top boxes
- LCD TVs
- Cable modems
- Point of load dc/dc converters
- Telecom/Networking/Datacom equipment





Typical Application






Ordering Information

Part Number	Temperature Range	Package	Environmental	
AOZ2262BQI-18	-40°C to +85°C	23-Pin 4mm × 4mm QFN	Green	



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



AOZ2262BQI-18 23-Pin 4mm x 4mm QFN

Pin Description

Pin Number	Pin Name	Pin Function			
output voltage. It is internally pulled low w		Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 15% lower than the nominal regulation voltage for or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.			
2	EN	Enable Input. The AOZ2262BQI-18 is enabled when EN is pulled high. The device shuts down when EN is pulled low. Assert EN to high for power-up after IN and VCC are well supplied.			
3	PFM	PFM Selection Input. Connect PFM pin to VCC for forced PWM operation. Connect PFM pin to ground for PFM operation to improve light load efficiency.			
4	AGND	Analog Ground.			
5 FB		Feedback Input. Adjust the output voltage with a resistive voltage-divider between the regulator's output and AGND.			
		On-Time Setting Input. Connect a resistor between VIN and TON to set the on-time.			
		Supply Input. IN is the regulator input. All IN pins must be connected together.			
		Power Ground.			
10, 11, 16, 17, 18 LX		Switching Node.			
20 Connect an external capacitor betw 21 VCC Supply Input for analog functions. B Place the capacitor close to VCC pi		Bootstrap Capacitor Connection. The AOZ2262BQI-18 includes an internal bootstrap diode. Connect an external capacitor between BST and LX as shown in a typical application.			
		Supply Input for analog functions. Bypass VCC to AGND with a 4.7 μF~10 μF ceramic capacitor. Place the capacitor close to VCC pin.			
		Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.			

Rev. 1.1 September 2022 **www.aosmd.com** Page 3 of 15



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
IN, TON to AGND	-0.3 V to 30 V
LX to AGND ⁽¹⁾	-0.7 V to 30 V
BST to AGND	-0.3 V to 36 V
PGND to AGND	-0.3V to +0.3V
Other Pins to AGND	-0.3 V to 6 V
Junction Temperature (T _J)	+150°C
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating-HBM ⁽²⁾	2kV
ESD Rating-CDM	1 kV

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V _{IN})	10 V to 28 V
Output Voltage Range	0.8 V to 5 V
Ambient Temperature (T _A)	-40°C to +85°C
Package Thermal Resistance	
(θ_{JA})	32°C/W 4°C/W

Notes:

- 1. LX to PGND Transient (t<20ns) ---- -7V to V_{IN}+7V.
- 2. Devices are inherently ESD sensitive, handling precautions are required. Human body model rating: $1.5 k\Omega$ in series with 100pF.

Electrical Characteristics

 T_A = 25°C, V_{IN} =12V, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
V _{IN}	IN Supply Voltage		10		28	V		
V _{UVLO}	Under-Voltage Lockout Threshold of V _{CC}	V _{CC} rising V _{CC} falling	3.5	4.2 3.9	4.5	V		
l _q	Quiescent Supply Current of V _{CC}	I _{OUT} = 0A, V _{EN} > 2V, PFM mode		0.17		mA		
I _{OFF}	Shutdown Supply Current	V _{EN} = 0 V		1	2	μΑ		
V_{FB}	Feedback Voltage	T _A = 25°C T _A = 0°C to 85°C	0.792 0.788	0.800 0.800	0.808 0.812	V		
I _{FB}	FB Input Bias Current			200		nA		
Enable								
V _{EN}	EN Input Threshold	Off threshold On threshold	1.6		0.5	V		
V _{EN_HYS}	EN Input Hysteresis			300		mV		
PFM Contro	ol							
V_PFM	PFM Input Threshold	PFM Mode threshold Force PWM threshold	2.5		0.5	V		
Modulator								
T _{ON_MIN}	Minimum On-Time			100		nS		
T _{ON_MAX}	Maximum On-Time			3.3		μS		
T _{OFF_MIN}	Minimum Off-Time			300		nS		



Electrical Characteristics


 $T_A = 25^{\circ}\text{C}$, $V_{IN} = 12\text{V}$, EN = 5V, unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Soft-Start						
I _{SS_OUT}	SS Source Current	$V_{SS} = 0$, $C_{SS} = 0.001 \mu F$ to $0.1 \mu F$	7	11	15	μA
Power Goo	d Signal					
V_{PG_LOW}	PGOOD Low Voltage	I _{OL} = 1 mA			0.5	V
	PGOOD Leakage Current				±1	μS
V_{PGH}	PGOOD Threshold (Low level to High level)	FB rising		90		
V_{PGL}	PGOOD Threshold (High level to Low level)	FB rising FB falling		120 85		%
	PGOOD Threshold Hysteresis			5		
Under Volta	age and Over Voltage Protection					
V_{PL}	Under Voltage threshold	FB falling		50		%
V _{PH}	Over Voltage Threshold	FB rising		120		%
Power Stag	ge Output	·	,		'	
R _{DS(ON)}	High-Side NFET On- Resistance	V _{IN} = 12 V, V _{CC} = 5 V		14		mΩ
	High-Side NFET Leakage	V _{EN} = 0 V, V _{LX} = 0			10	μΑ
R _{DS(ON)}	Low-Side NFET On- Resistance	V _{LX} = 12 V V _{CC} = 5 V		9		mΩ
	Low-Side NFET Leakage	V _{EN} = 0 V			10	μA
Over-Curre	nt and Thermal Protection		,	,	•	
I _{LIM}	Current Limit		15			А
	Thermal Shutdown Threshold	T_J rising T_J falling		150 100		°C

Rev. 1.1 September 2022 **www.aosmd.com** Page 5 of 15




Functional Block Diagram








Typical Characteristics


Circuit of Typical Application. T_A = 25 °C, V_{IN} = 19 V, V_{OUT} = 1 V, unless otherwise specified.













Detailed Description

The AOZ2262BQI-18 is a high-efficiency, easy-to-use, synchronous buck regulator optimized for notebook computers. The regulator is capable of supplying 10A of continuous output current with an output voltage adjustable down to 0.8 V. The programmable on-time from 100nS to 3.3 µs enables optimizing the configuration for PCB area and efficiency.

The input voltage of AOZ2262BQI-18 can be as low as 10 V. The highest input voltage of AOZ2262BQI-18 can be 28 V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulator can be stable with ceramics output capacitor. The switching frequency can be externally programmed. Protection features include VCC under-voltage lockout, cycle-by-cycle current limit, output over voltage and under voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2262BQI-18 is available in 23-Pin 4mm × 4mm QFN package.

Enable and Soft Start

The AOZ2262BQI-18 has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when $V_{\rm CC}$ rises to 4.5V and voltage on EN pin is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin $(V_{\rm SS})$ when it is lower than 0.8V. When $V_{\rm SS}$ is higher than 0.8V, the FB voltage is regulated by internal precise bandgap voltage (0.8V). The soft-start time for FB voltage can be calculated by the following formula:

$$\mathsf{T}_{\mathsf{SS}}(\mu\mathsf{s}) = 330^*\mathsf{C}_{\mathsf{SS}}(\mathsf{nF})$$

If C_{SS} is 1nF, the soft-start time will be 330 µs; if C_{SS} is 10nF, the soft-start time will be 3.3 ms.




Figure 1. Soft Start Sequence of AOZ2262BQI-18

Constant-On-Time PWM Control with Input Feed-Foward

The control algorithm of AOZ2262BQI-18 is constant-on-time PWM control with input feed-forward.

The simplified control schematic is shown in Figure.2. The high-side switch on-time is determined solely by an one-shot whose pulse width is inversely proportional to input voltage (IN). The one-shot is triggered when the internal 0.8 V is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed low-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other V² constant-on time control schemes.




Figure 2. Simplified Control Schematic of AOZ2262BQI-18

The constant-on-time PWM control architecture is a pseudo-fixed frequency with input voltage feed-forward. The internal circuit of AOZ2262BQI-18 sets the on-time of high-side switch inversely proportional to the IN.

$$T_{ON} \propto \frac{R_{TON}(k\Omega)}{V_{IN}(V)} \tag{1}$$

To achieve the flux balance of inductor, the buck converter has the equation:

$$F_{SW} = \frac{V_{OUT}}{V_{IN} \times T_{ON}}$$
 (2)

Once the product of Vin*Ton is constant, the switching frequency keeps constant and is independent of input voltage.

An external resistor between the IN and TON pin sets the switching on-time according to the following equation:

$$T_{ON}(ns) = \frac{R_{TON}(k\Omega)}{V_{NI}(V)} \times 25$$
 (3)

Rev. 1.1 September 2022 **www.aosmd.com** Page 8 of 15



Then, the switching frequency can be estimated by:

$$F_{SW}(kHz) = \frac{V_{OUT}}{V_{IN}^* T_{ON}(ns)} \times 10^6 = \frac{V_{OUT}}{R_{TON}(k\Omega)} \times 4 \times 10^4$$
 (4)

If V_o is 1.05 V, V_{in} is 19 V, and set Fs = 500 kHz. According to the equation above, Ton = 110 nS is needed. Finally, use the T_{on} to R_{ton} curve, we can find out R_{ton} is $82 \, k\Omega$.

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

True Current Mode Control

The constant-on-time control scheme is intrinsically unstable if output capacitor's ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor.

The AOZ2262BQI-18 senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor's ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

Current-Limit Protection

The AOZ2262BQI-18 has the current-limit protection by using $R_{\rm dson}$ of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off time (300 nS typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces below the current limit.

After 64 switching cycles, the AOZ2262BQI-18 considers this is a true failed condition and thus turns-off both high-side and low-side MOSFETs and latches off. Only when triggered, the enable can restart the AOZ2262BQI-18 again.

Output Voltage Under-voltage Protection

If the output voltage is lower than 50% by over-current or short circuit, AOZ2262BQI-18 turns-off both high-side and low-side MOSFET and latches off. Only trigger the enable again can restart the AOZ2262BQI-18.

Output Voltage Over-voltage Protection

The threshold of OVP is set 20% higher than 0.8 V. When the VFB voltage exceeds the OVP threshold, high-side MOSFET is turn-off and low-side MOSFET is turn-on 1 μ s, then shuts down. Only when triggered, the enable can restart the AOZ2262BQI-18 again.

Power Good Output

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 15% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pull low.

When combined with the under-voltage-protection circuit, this current-limit method is effective in almost every circumstance.

PFM/PWM Mode Selection

The AOZ2262BQI-18 has the selectable PFM (pulse-frequency modulation) and PWM (pulse-width modulation) modes operation by PFM pin setting. When the PFM setting voltage is lower than 0.5 V, the AOZ2262BQI-18 operates at PFM mode. When PFM setting voltage is higher than 2.5 V, the AOZ2262BQI-18 operates at PWM mode.

Application Information

The basic AOZ2262BQI-18 application circuit is shown in previous page. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the IN pins and PGND pin of the AOZ2262BQI-18 to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7 uF, should be connected to the $V_{\rm CC}$ pin and AGND pin for stable operation of the AOZ2262BQI-18. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

$$\Delta V_{IN} = \frac{I_{OUT}}{f \times C_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \frac{V_{OUT}}{V_{IN}}$$
 (5)

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

$$I_{CIN_RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$
 (6)



if let *m* equal the conversion ratio:

$$\frac{V_{OUT}}{V_{IN}} = m \tag{7}$$

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure. 3. It can be seen that when $V_{\rm O}$ is half of $V_{\rm IN}$, $C_{\rm IN}$ is under the worst current stress. The worst current stress on $C_{\rm IN}$ is $0.5 \cdot I_{\rm O}$.




Figure 3. I_{CIN} vs. Voltage Conversion Ratio

For reliable operation and best performance, the input capacitors must have current rating higher than I_{CIN-RMS} at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is,

$$\Delta I_{L} = \frac{V_{OUT}}{f \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (8)

The peak inductor current is:

$$I_{Lpeak} = I_{OUT} + \frac{\Delta I_{L}}{2}$$
 (9)

High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{OUT} = \Delta I_{L} \times \left(ESR_{C_{O}} + \frac{1}{8 \times f \times C_{O}} \right)$$
 (10)

where C_{O} is output capacitor value and $\mathsf{ESR}_{\mathsf{CO}}$ is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{OUT} = \Delta I_{L} \times \frac{1}{8 \times f \times C_{O}}$$
 (11)

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor



ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{\text{OUT}} = \Delta I_{L} \times \text{ESR}_{C_{Q}}$$
 (12)

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{\text{CO_RMS}} = \frac{\Delta I_{\text{L}}}{\sqrt{12}} \tag{13}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

Thermal Management and Layout Consideration

In the AOZ2262BQI-18 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the VIN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ2262BQI-18.

In the AOZ2262BQI-18 buck regulator circuit, the major power dissipating components are the AOZ2262BQI-18 and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{\text{total loss}} = V_{\text{IN}} \times I_{\text{IN}} - V_{\text{OUT}} \times I_{\text{OUT}}$$
 (14)

The power dissipation of inductor can be approximately calculated by DCR of inductor and output current.

$$P_{inductor_loss} = I_{OUT}^{2} \times R_{inductor} \times 1.1$$
 (15)

The actual junction temperature can be calculated with power dissipation in the AOZ2262BQI-18 and thermal impedance from junction to ambient.

$$T_{junction} = (P_{total_loss} - P_{total_loss}) \times \theta_{JA} + T_{A}$$
 (16)

The maximum junction temperature of AOZ2262BQI-18 is 150°C, which limits the maximum load current capability. The thermal performance of the AOZ2262BQI-18 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.




Layout Considerations

Several layout tips are listed below for the best electric and thermal performance.


- The LX pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to LX pin to help thermal dissipation.
- The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
- Input capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.


- 4. Decoupling capacitor CVCC should be connected to VCC and AGND as close as possible.
- 5. Voltage divider R1 and R2 should be placed as close as possible to FB and AGND.
- 6. A large ground plane is preferred.
- 7. Keep sensitive signal traces such as feedback trace far away from the LX pins.
- 8. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
- Place via to connect AGND pin and ground layer, the via must be placed as close as possible to AGND pin. Place via as close as possible to PGND pins and the ground side of output capacitor, too.






Package Dimensions, QFN4x4-23L





RECOMMENDED LAND PATTERN



-10.75
0.25 0.37 - 0.01 0.50 0.50 0.25 0
0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0
0.45 - - - - - - - - - -
0.75 - 0.75 - 0.9
NOTE CIVIT: IIIII

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES				
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX		
A	0.80	0.90	1.00	0.031	0.035	0.039		
A1	0.00		0.05	0.000		0.002		
A2		0.2 REF			0.008 REF			
Е	3. 90	4.00	4. 10	0. 153	0. 157	0. 161		
E1	2. 95	3.05	3. 15	0.116	0. 120	0. 124		
E2	1.65	1.75	1.85	0.065	0.069	0.073		
E3	2. 95	3.05	3. 15	0.116	0.120	0.124		
D	3. 90	4.00	4. 10	0. 153	0. 157	0.161		
D1	0.65	0.75	0.85	0.026	0.030	0.034		
D2	0.85	0.95	1.05	0.033	0.037	0.041		
D3	1.24	1.34	1.44	0.049	0.053	0.057		
L	0.35	0.40	0.45	0.014	0.016	0.018		
L1	0. 57	0.62	0.67	0.022	0.024	0.026		
L2	0. 23	0. 28	0.33	0.009	0.011	0.013		
L3	0. 57	0.62	0.67	0.022	0.024	0.026		
L4	0.30	0.35	0.40	0.012	0.014	0.016		
b	0. 20	0. 25	0.30	0.008	0.010	0.012		
e	0. 50 BSC			0. 020 BSC				


NOTE


Option 2


- 1. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 2. TOLERANCE: ±0.05 UNLESS OTHERWISE SPECIFIED.
- 3. RADIUS ON ALL CORNER ARE 0.152 MAX., UNLESS OTHERWISE SPECIFIED.
- 4. PACKAGE WARPAGE: 0.012 MAX.
- 5. NO ANY PLASTIC FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.
- 6. PAD PLANARITY: ±0.102
- 7. CRACK BETWEEN PLASTIC BODY AND LEAD IS NOT ALLOWED.



Tape and Reel Dimensions, QFN4x4-23L










Part Marking



Note:

Assembly Location - YWLT/YWLT/YWLT

Part Number	Description	Marking Code		
AOZ2262BQI-10	Green Product	ANBA		
AOZ2262BQI-15	Green Product	ANBF		
AOZ2262BQI-18	Green Product	ANBK		

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.1 September 2022 www.aosmd.com Page 15 of 15