General Description

The AOZ8S321UD4-05 is a transient voltage suppressor array designed to protect high speed data lines such as HDMI 1.4/2.0, USB 3.0/3.1, LVDS, and V-by-one from damaging ESD events.

This device incorporates a number of surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground.

The AOZ8S321UD4-05 provides a typical line-to-line capacitance of 0.15 pF and low insertion loss providing greater signal integrity making it ideally suited for HDMI 1.4/2.0 or USB 3.0/3.1 applications, such as Digital TVs, DVD players, computing, set-top boxes and MDDI applications in mobile computing devices.

The AOZ8S321UD4-05 comes in a RoHS compliant and Halogen Free 2.5 mm x 1.0 mm x 0.55 mm DFN-10 package and is rated for -40°C to +125°C junction temperature range.

Features

- IEC 61000-4-2 (ESD):
  - Air discharge: ±15 kV
  - Contact discharge: ±15 kV
- IEC 61000-4-5 (Lightning, 8/20 μs): 5 A
- Human Body Model (HBM): ±8 kV
- Protects four I/O lines
- Low capacitance between I/O to GND: 0.28 pF
- Low clamping voltage
- Low operating voltage: 5 V

Applications

- HDMI 1.4/2.0, USB 3.0/3.1, Thunderbolt, V-by-One
- Monitors and flat panel displays
- Set-top box
- Video graphics cards
- Notebook computers

Typical Applications
# Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Ambient Temperature Range</th>
<th>Package</th>
<th>Environmental</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOZ8S321UD4-05</td>
<td>-40°C to +125°C</td>
<td>2.5 mm x 1.0 mm DFN-10</td>
<td>Green Product</td>
</tr>
</tbody>
</table>

AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

# Pin Configuration

![Pin Configuration Diagram](image)

# Absolute Maximum Ratings

(T\textsubscript{A} = 25°C, unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage Temperature (T\textsubscript{S})</td>
<td>-65 °C to +150 °C</td>
</tr>
<tr>
<td>ESD Rating per IEC 61000-4-2, contact\textsuperscript{(1)}</td>
<td>±15 kV</td>
</tr>
<tr>
<td>ESD Rating per IEC 61000-4-2, air\textsuperscript{(1)}</td>
<td>±15 kV</td>
</tr>
<tr>
<td>ESD Rating per Human Body Model\textsuperscript{(2)}</td>
<td>±8 kV</td>
</tr>
</tbody>
</table>

**Notes:**
1. IEC 61000-4-2 discharge with CD\textsubscript{Discharge} = 150\, pF, RD\textsubscript{Discharge} = 330 Ω.
2. Human Body Discharge per MIL-STD-883, Method 3015 CD\textsubscript{Discharge} = 100 pF, RD\textsubscript{Discharge} = 1.5 kΩ.

# Maximum Operating Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction Temperature (T\textsubscript{J})</td>
<td>-40 °C to +125 °C</td>
</tr>
</tbody>
</table>
Electrical Characteristics

$T_A = 25^\circ C$, unless otherwise noted. Any I/O Pin-to-Ground.

### Electrical Characteristics Table

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{RWM}$</td>
<td>Reverse Working Voltage</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$V_{BR}$</td>
<td>Reverse Breakdown Voltage</td>
<td>$I_T = 100 \mu A$</td>
<td>6</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_R$</td>
<td>Reverse Leakage Current</td>
<td>Max. $V_{RWM}$</td>
<td>1</td>
<td>50</td>
<td></td>
<td>nA</td>
</tr>
</tbody>
</table>
| $V_{CL}$ | Clamping Voltage$(3)(4)$<br>(100 ns Transmission Line Pulse, I/O Pin to GND) | $I_{TLP} = 1 A$
$I_{TLP} = -1 A$
$I_{TLP} = 16 A$
$I_{TLP} = -16 A$ | 1.3 | 2 | -1.3 | -2 | V |
| $R_{DNY}$ | Dynamic Resistance$(3)$ | $I_{TLP} = 8A$ to 16 A | 0.3 | | | Ω |
| $C_J$ | Junction Capacitance | $V_{PIN,3.8} = 0 V$, $V_{I/O} = 1.65 V$, $f = 1$ MHz | 0.28 | 0.34 | | pF |
| | | $V_{PIN,3.8} = 0 V$, $V_{I/O} = 1.65 V$, $f = 1$ MHz, I/O Pin-to-I/O Pin | 0.15 | | | pF |

**Notes:**

3. These specifications are guaranteed by design and characterization.
4. Measurements performed using a 100ns Transmission Line Pulse (TLP) system.
Typical Electrical and Thermal Characteristics

**Typical Variations of CJ vs. Input Voltage**

![Graph showing typical variations of capacitance (pF) vs. input voltage.](image)

**IEC61000-4-5 Surge 8/20µs**

![Graph showing clamping voltage (V) vs. peak pulse current (I_P) for I/O to GND and GND to I/O.](image)

**Positive Transmission Line Pulse**

(T_P = 100ns, T_R = 0.2ns)

![Graph showing TLP current (A) vs. TLP voltage (V) for positive transmission line pulse.](image)

**Negative Transmission Line Pulse**

(T_P = 100ns, T_R = 0.2ns)

![Graph showing TLP current (A) vs. TLP voltage (V) for negative transmission line pulse.](image)
High Speed PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8S321UD4-05 devices should be located as close as possible to the noise source. The AOZ8S321UD4-05 device should be placed on all data and power lines that enter or exit the PCB at the I/O connector. In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Placing the AOZ8S321UD4-05 devices as close as possible to the noise source ensures that a surge voltage will be clamped before the pulse can be coupled into adjacent PCB traces.

In addition, the PCB should use the shortest possible traces. A short trace length equates to low impedance, which ensures that the surge energy will be dissipated by the AOZ8S321UD4-05 device. Long signal traces will act as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC’s signal ground can cause ground bounce. The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS’s clamping voltage. The inductance of the PCB can be reduced by using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.

The AOZ8S321UD4-05 ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges. When the voltage on the protected line exceeds the reference voltage the internal steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. The AOZ8S321UD4-05 is designed for ease of PCB layout by allowing the traces to run underneath the device. The pinout of the AOZ8S321UD4-05 is designed to simply drop onto the I/O lines of a High Definition Multimedia Interface (HDMI 1.4/2.0) or USB 3.0/3.1 design without having to divert the signal lines that may add more parasitic inductance. Pins 1, 2, 4 and 5 are connected to the internal TVS devices and pins 6, 7, 9 and 10 are no connects. The no connects was done so the package can be securely soldered onto the PCB surface.

Flow Through Layout for HDMI 1.4/2.0

Flow Through Layout for USB 3.0/3.1
LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS’ products are provided subject to AOS’ terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.