



### **General Description**

The AOZ9530QV is an integrated half-bridge gate driver with smart functions. The device includes one half-bridge gate driver, capable of driving high-side and low-side N-channel MOSFETs. Using two AOZ9530QV for single phase motor driver and three AOZ9530QV for three phase motor drivers.

The device features multiple protection functions such as over current protection, short circuit protection, and over temperature protection. Moreover, AOZ9530QV provides adjustable gate drive sink and source current control. By doing this control, user can optimize performances of EMI and efficiency.

The AOZ9530QV is available in a 3mm×3mm QFN-18L package and is rated over a -40°C to +125°C ambient temperature range.

### Features


- Input voltage range:
  - 10.8V to 28V
- Maximum Output Current 7A
- Adjustable Gate Drive Sink/Source Current
- Support 100% PWM Operation
- Integrated Bootstrap Diode
- Low R<sub>DS(ON)</sub> internal NFETs
  11 mΩ for Both HS/LS
- Thermal Protection
- Over Current Protection
- Short Circuit Protection
- Thermally enhanced 18-pin 3×3 QFN

### **Applications**

- BLDC Motor Drive
- Fans and Pumps
- Power Tools



### **Typical Application (Three Phases)**






### **Ordering Information**

Part Number	Temperature Range	Package	Environmental		
AOZ9530QV	-40 °C to +125 °C	QFN3x3-18L	Green		

AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

## **Pin Configuration**



#### Figure 1. AOZ9530QV QFN3x3-18L

## **Pin Description**

Pin Number	Pin Name	Pin Function
1	HIN	PWM input for high-side MOSFET.
2	LIN	PWM input for low-side MOSFET.
3	NC	No connect.
4, 5, 6, 7, 8	VIN	Supply input. All VIN pins must be connected together.
9, 13, 14	VOUT	Motor drive output. All VOUT pins must be connected together.
10, 11, 12	PGND	Power ground.
15	VB	Bootstrap capacitor connection. Connect an external capacitor between VB and VOUT for supplying high-side MOSFET.
16	VCC	Supply input for analog functions. Bypass VCC to AGND with a $0.1\mu\text{F}{\sim}10\mu\text{F}$ ceramic capacitor and as close to VCC pin as possible.
17	AGND	Analog ground.
18	DVS	Adjustable gate drive source/sink current.



## **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VIN to AGND	-0.3 V to 30 V
VOUT to AGND	-0.3 V to 30 V
VOUT to AGND (Transient, 30 ns)	-7V to VIN+7V
VB to AGND	-0.3 V to 40 V
DVS, VCC to AGND	-0.3V to 13.2V
HIN, LIN to AGND	-0.3 V to 5.5 V
PGND to AGND	-0.3V to +0.3V
PGND to AGND (Transient, 100 ns)	-6.5V to 6.5V
Junction Temperature (T <sub>J</sub> )	+150°C
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
ESD Rating	2kV

### **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage (V <sub>IN</sub> )	10 V to 28 V
Ambient Temperature (T <sub>A</sub> )	-40°C to +125°C
Package Thermal Resistance $\Theta_{JA}$ $\Theta_{JC}$	40 °C/W 6 °C/W

## **Electrical Characteristics**

 $T_A = 25 \,^{\circ}C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
VCC	VCC	VIN = 12V, HIN/LIN=0V	7.4	8	8.6	V
VCC	Line Regulation	VIN = 12 V~24 V, HIN/LIN=0 V		0.1		%/V
I <sub>VCC_short</sub>	I <sub>VCC</sub> Short Current	VIN = 24 V, HIN/LIN=0 V, Monitor I <sub>VCC</sub>		1		mA
V <sub>UVLO_R</sub>	VCC UVLO Rising	VIN = 12V, VCC increase, Monitor DVS from low to high	6.9	7.5	8.1	V
V <sub>UVLO_F</sub>	VCC UVLO Falling	VIN=12V, VCC decrease, Monitor DVS from high to low	4.7	5.1	5.6	V
VB <sub>UVLO_R</sub>	VB-VOUT UVLO Rising	UVLO Rising VIN=20 V, VB-VOUT increase, HIN=high, Monitor VOUT from low to high				
VB <sub>UVLO_F</sub>	VB-VOUT UVLO Falling	VIN=20V, VB-VOUT decrease, HIN=high, Monitor VOUT from high to low	4.4	5.5	6.3	V
I <sub>VIN_ST</sub>	I <sub>VIN</sub> Standby Current HIN/LIN=0 V, Monitor VIN Current			1.5		mA
I <sub>VB-VOUT_ST</sub>	r_ST I <sub>VB-VOUT</sub> Standby Current VIN = 10 V, HIN/LIN = 0 V, VOUT = 0 V, VB-VOUT = 8 V, Monitor VB-VOUT Current			25		μA
V <sub>HLIN_L</sub>	HIN/LIN Logic Low Voltage	VIN = 12 V	0		1.2	V
V <sub>HLIN_H</sub>	HIN/LIN Logic High Voltage VIN=12V		2.2		5.5	V
R <sub>HLIN_IN</sub>	HIN/LIN Input Pull Low Impedance			280		kΩ
t <sub>HIN_RP</sub>	HIN Rising Propagation Delay	N Rising Propagation Delay $VIN = 10 V$ , $DVS = 20 k\Omega$ , $VOUT$ to $GND = 100 \Omega$ , $HIN = Iow$ to high, Monitor HIN high TH to $10\%$ VOUT				




## **Electrical Characteristics**

 $T_A = 25 \degree C$ , unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>HIN_FP</sub>	HIN Falling Propagation Delay	VIN = 10 V, DVS = $20 k\Omega$ , VOUT to GND = $100 \Omega$ , HIN = High to Low, Monitor HIN High TH to $90\%$ VOUT		60		ns
t <sub>LIN_RP</sub>	LIN Rising Propagation Delay	VIN = 10 V, DVS = $20 k\Omega$ , VOUT to VIN = $100 \Omega$ , LIN = High to Low, Monitor LIN Low TH to $10\%$ VOUT		70		ns
t <sub>LIN_FP</sub>	LIN Falling Propagation Delay	VIN = 10 V, DVS = $20 k\Omega$ , VOUT to VIN = $100 \Omega$ , LIN = Low to High, Monitor LIN High TH to $90\%$ VOUT		40		ns
T <sub>DM_R</sub>	Delay Matching Rising	Difference between t <sub>HIN_RP</sub> , t <sub>LIN_RP</sub>		30		ns
T <sub>DM_F</sub>	Delay Matching Falling	Difference between t <sub>HIN_FP</sub> , t <sub>LIN_FP</sub>		20		ns
V <sub>DVS</sub>	DVS	VIN=12V, DVS to GND=20kΩ		1		V
I <sub>DVS_MIN</sub>	DVS Min. Source Current	VIN=12V, DVS=4V		0.5		μA
I <sub>DVS_MAX</sub>	DVS Max. Source Current	VIN=12V, DVS=0.8V		140		μΑ
R <sub>H_ON</sub>	VIN-VOUT R <sub>ON</sub>	VIN=12V, HIN=5V, VB-VOUT=8V, I <sub>VOUT</sub> =1A		11		mΩ
R <sub>L_ON</sub>	VOUT-PGND R <sub>ON</sub>	VIN=12V, LIN=5V, PGND=0, I <sub>VOUT</sub> =1A		11		mΩ
V <sub>SD</sub>	Boost Diode Forward Voltage	Forward Current=2mA		0.15		V
T <sub>OTP</sub>	Over Temperature Protection	VIN=12V		140		°C
I <sub>OCP</sub>	Over Current Protection	VIN=12V		14		А
ISCP	Short Current Protection	VIN=12V		28		А
t <sub>oc</sub>	OCP/SCP Deglitch Time	VIN=12V		1.5		μs



## Functional Block Diagram





# AOZ9530QV

## **Typical Characteristics**




Figure 6. VCC Regulation




Figure 3. VB-VOUT UVLO Rising Threshold




Figure 5. VB-VOUT UVLO Falling Threshold





Figure 7. Input Standby Current



# AOZ9530QV

## **Typical Characteristics** (Continued)





### **Detailed Description**

The AOZ9530QV is an integrated half-bridge gate driver for motor drive applications. The device includes one half-bridge gate driver, capable of driving high-side and low-side N-channel MOSFETs. The AOZ9530QV provides adjustable source/sink current of both high/low-side gate drive output current which can optimize performances of EMI and efficiency on different PCB layout and applications.

In addition, the AOZ9530QV provides several fault protections, such as OCP, UVLO, SCP, OTP and non-overlapping mechanism.

The AOZ9530QV is available in 18-pin 3mm×3mm QFN package.

#### **Input Power Architecture**

The AOZ9530QV integrates an internal linear regulator to generate  $8V (\pm 3\%)$  VCC from input pins. If input voltage is lower than 5.1V, the linear regulator will be triggered VB-VOUT UVLO. The VCC maximum source current is 1mA. Therefore, extra external source is needed when operation switching frequency exceeds 30 kHz.

#### Non-overlapping

For forbidding shoot-through, HIN or LIN is invalid when HIN or LIN goes high state before other one. For example, low-side gate state keeps low regardless of the state of LIN when HIN is high at first, and vice versa.

So when shoot-through occurs, VOUT will follow the previous normal state, as illustrated Figure 12.




Figure 12. Shoot-through Behavior

### **Fault Protection**

#### **Over Current Protection (OCP)**

There are fixed OCP/SCP points on AOZ9530QV

 $I_{OCP}$ =14A and  $I_{SCP}$ =28A. The time point of OCP detection is 1 µs (debounce time)

after the rising edge of HIN. If the current exceeds the  $I_{OCP}$ , the internal counter will start counting, as illustrated Figure 13. When 14 consecutive OCPs are detected, the high side

Rev. 2.0 August 2022

MOSFET will be turned off on the 14th time and the low side MOSFET is turned on. This behavior is called current limit. When the current is less than  $0.8 \times I_{OCP}$ , the current limit is released.




Figure 13. OCP timing diagram

#### **Short Current Protection (SCP)**

If the current is greater than SCP point, AOZ9530QV enters SCP, VTP pin will be pulled high, and then AOZ9530QV enters latch, VCC needs to be reset to return to normal operation state.

#### **Over Temperature Protection (OTP)**

When the junction temperature reach 140°C, AOZ9530QV enters OTP, and release when the temperature drops to 120°C.

#### Adjustable Source/Sink Current

It's hard to meet all of EMI specifications in different applications. So, AOZ9530QV provides external adjustable resistors for tuning gate drive source and sink current.

DVS is used to tune gate drive source and sink current, respectively. A resistor connects between DVS pin and GND to setting gate drive source/sink current by internal current mirror, as illustrated Figure 14. Source and sink current use maximum capability to drive when DVS pin is floating or the voltage on DVS pin exceed 4V. The suggestion range of  $R_{\text{DVS}}$  is  $20 \, k\Omega \sim 100 \, k\Omega$ .




Figure 14. Source/Sink Current Setting



In addition, source and sink current controls are implemented only during MOSFET Miller effect and VGS>1V, as illustrated Figure 15.




Figure 15. Source/Sink Current Implement Waveform




#### **Layout Considerations**

Several layout tips are listed below for the best electric and thermal performance.

- 1. The VIN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to VIN pins to help thermal dissipation.
- 2. Input capacitors should be connected to the VIN pins and the PGND pins as close as possible to reduce the switching spikes.
- 3. The VOUT pins and pad are connected to internal low side switch drain. They are low resistance thermal conduction path and most noisy switching node. Connected a large copper plane to VOUT pins to help thermal dissipation.

- 4. Decoupling capacitor  $C_{VCC}$  should be connected to VCC and AGND as close as possible.
- 5. Bootstrap capacitor  $C_B$  should be connected to VB and VOUT as close as possible.
- 6. A ground plane is preferred. PGND and AGND must be connected to the ground plane through vias.
- 7. Keep sensitive signal traces such as feedback trace and digital signals far away from the VOUT pins.





MAX

0.026

0.002

0.008

0.122

0.049

0.075

0.047

0.025

0.078

0.087

0.122

0.025

0.029

0.037

0.025

0.017

0.055

0.018

0.023

0.014


0.010

0.010

0.007

0.018

### Package Dimensions, QFN3x3-18L




QFN3x3\_18L\_EP2\_S PACKAGE OUTLINE

CONTROLLING DIMENSION IS MILLIMETER.





## Tape and Reel Dimensions, QFN3x3-18L

### QFN3x3\_18L\_EP2\_S Carrier Tape




### QFN3x3\_18L\_EP2\_S Reel





-W1



UNIT: MM

TA	PE SIZE	REEL SIZE	М	Ν	w	W1	н	S	к	G	R	V
1	2 mm	ø330	ø330.00 ±2.00	ø101.6 ±2.00	12.40 +2.00 -0.00	12.40 +3.00 -0.20	ø13.20 ±0.30	1.70–2.60				


#### QFN3x3\_18L\_EP2\_S\_TAP

Leader / Trailer & Orientation
Unit Per Reel: 5000pcs

EP2 S	ΓΑΡΕ									I		
er	$\bigcirc$	$\bigcirc$	0	0	$\bigcirc$	0	0	$\bigcirc$	0	0	0	0
	2]		$\sum$								$\sum$	
	TRA	AILER TA	PE		(	COMPONE	NTS TAF	Έ		LE	EADER T	APE
	30	00mm M	IN.		ORI	ENTATION	N IN POO	KET			500mm	MIN.



## **Part Marking**



Part Number	Description	Code
AOZ9530QV	Green Product	AF00

### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.