




External View




Features


- 600V-1A RC IGBT
- Fully functional 3-phase IGBT-IPM
- · Reverse conducting IGBT with monolithic body diode
- Wide input interface (3-18V) with Schmitt-trigger input
- Built-in bootstrap diodes with current-limiting resistor
- Under-voltage lockout protection (UVLO) for control supply voltage
- Over-temperature (OT) protection
- Short-circuit current protection
- Controllable fault out signal (V $_{\mbox{CF}}$) corresponding to SC, UV, OT fault
- Isolation ratings of 1500Vrms/min

Applications

- AC 100~240Vrms low power motor drives
- Fan motors









Ordering Information

Part Number	Package	Description
AIM71AR60V1	IPM-7	N/A



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

Please visit https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf for additional information.

Pin Description

Pin Number	Pin Name	Pin Function			
1	V _{B(U)}	High-side control supply voltage for U-phase IGBT			
2	V _{B(V)}	High-side control supply voltage for V-phase IGBT			
3	V _{B(W)}	High-side control supply voltage for W-phase IGBT			
4	IN _(UH)	Control signal input for high-side U-phase			
5	IN _(VH)	Control signal input for high-side V-phase			
6	IN _(WH)	Control signal input for high-side W-phase			
7	Vcc	Control supply voltage			
8	IN _(UL)	Control signal input for low-side U-phase			
9	IN _(VL)	Control signal input for low-side V-phase			
10	IN _(WL)	Control signal input for low-side W-phase			
11	Vcf	Controllable fault signal output			
12	СОМ	Common ground for control circuit			
13	Ν	Common Emitter for U/V/W-phase IGBTs connecting to short-circuit current protection input, which can sense short-circuit current through connecting a sensing resistor.			
14	U2	U-phase output 2. This pin should be connected to U1(pin 18)			
15	W	W-phase output			
16	V	V-phase output			
17	Р	DC-link bus positive input			
18	U1	U-phase output 1. This pin should be connected to U2(pin 14)			
19	Р	DC-link Bus positive input			



Absolute Maximum Ratings (TJ=25°C, unless otherwise specified)

Symbol	Parameter	Conditions	Ratings	Units
Inverter		•	•	
BV _{CES}	IGBT Breakdown Voltage	T_J=25°C	600	V
1-	ICPT Collector Current (Continuous)	Tc=25°C	1	Α
lc	IGBT Collector Current (Continuous)	Tc=80°C	0.5	Α
ICP	IGBT Collector Current (Pulsed)	Tc=25°C, <100µs pulse width	1.5	Α
PD	Maximum Power Dissipation	Tc=25°C	8	W
TJ	Operating Junction Temperature		-40 to 150	°C
Control (Protection)			
Vcc	Control Supply Voltage	Vcc-COM	-0.3 ~ 20	V
V _{BS}	High-side Control Supply Voltage	V _{B(U)} -U, V _{B(V)} -V, V _{B(W)} -W	-0.3 ~ 20	V
Vin	Control Signal Input Voltage	$IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$ -COM	-0.3 ~ V _{CC} +0.5	V
Vcf	Fault Output Voltage	V _{CF} -COM	-0.3 ~ 5.5	V
Thermal	Resistance			
R _{th(j-c)}	Junction to Case Thermal Resistance	Single RC-IGBT	12.5	°C/W
Module				
Tc	Module Case Operation Temperature		-30 to 125	°C
T _{STG}	Storage Temperature		-40 to 150	°C
VISO	Isolation Voltage	60Hz, sinusoidal, AC 1min, between connected all pins and package top-center	1500	Vrms

Recommended Operation Conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
Vpn	Bus Supply Voltage	VP-VN	0	300	450	V
Vcc	Control Supply Voltage	Vcc-COM	13.5	15.0	16.5	V
VBS	High-side Control Supply Voltage	$V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W	13.5	15.0	16.5	V
dV _{CC} /dt, dV _{BS} /dt	Control Supply Voltage Variation		-1	-	1	V/µs
t _{dead}	Dead time	Control signals between high-side and low-side	1.5	-	-	μs
fрwм	PWM Input Frequency		-	16	-	kHz
PWIN(ON)	Minimum Input Pulse Width	(Note 1)	0.7	-	-	μs
PWIN(OFF)			0.7	-	-	μs

Note:

1. IPM may not respond if the input pulse width is less than $PW_{IN(ON)}$, $PW_{IN(OFF)}$.



Electrical Characteristics (T_J=25°C, unless otherwise specified)

Symbol	Parameter	Conditions		Min.	Тур.	Max	Units	
Inverter	•							
V _{CE(SAT)}	Collector-Emitter Saturation Voltage	$V_{CC}=V_{BS}=15V, V_{IN}=5$	5V	I _C =1A	-	2.0	2.6	V
VF	Emitter-Collector Forward Voltage	Vcc=VBS=15V, VIN=0)	lc=1A	-	2.4	2.9	V
t _{OFF}					-	1000	-	ns
t _f		V _{PN} =300V, V _{CC} =V _{BS} =15V			-	90	-	ns
ton	Switching Times	I _C =1A, V _{IN} =0V↔5V			-	600	-	ns
t _r		Inductive load (high-	·side)		-	50	-	ns
t _{rr}					-	210	-	ns
ICES	Collector-Emitter Leakage Current	V _{IN} =0V, V _{CE} =600V			-	-	1	mA
Control (Pr	rotection)							
lacc	Quiescent V _{CC} Supply Current	Vcc=15V, IN _(UL, VL, WL) =0V	,	V _{cc} -COM	-	-	1.5	mA
IQBS	Quiescent V _{BS} Supply Current	$V_{BS}=15V,$ $V_{B(U)}-U, V_{B(V)}-V,$		V _{B(U)} -U, V _{B(V)} -V, V _{B(W)} -W	-	-	0.3	mA
UVcct		Trip Level		10.3	11.4	12.5	V	
UV _{CCR}	Supply Circuit Under-voltage	Reset Level		10.8	11.9	13.0	V	
UVBST	Protection	Trip Level		9.0	10.0	11.0	V	
UV _{BSR}		Reset Level			10.0	11.0	12.0	V
lin	Input Bias Current	V _{IN} =5V			-	650	850	μA
$V_{\text{IN},\text{TH}(\text{ON})}$	ON Threshold Voltage	IN(UH), IN(VH), IN(WH), IN(UL), IN(VL), IN(WL) – COM		-	-	2.5	V	
VIN,TH (OFF)	OFF Threshold Voltage				0.8	-	-	V
Vsc	Short-circuit Trip Level	Vcc=15V			0.9	1	1.1	V
OT⊤	Over-temperature Protection		Level		110	130	150	°C
OTHYS		Hyst	teresi	s of Trip Reset	-	30	-	°C
VCFH	Fault Output Voltage	V _N =0V			4.9	-	-	V
VCFL		V _N =1V			-	-	0.5	V
V _{CF+}	V _{CF} positive going threshold	<u> </u>		-	1.9	2.2	V	
V _{CF} -	V _{CF} negative going threshold			0.8	1.1	-	V	
t _{FO}	Fault Output Pulse Width (Note 2)	When C_{CF} is not connected		20	-	-	μs	
Bootstrap								
$V_{\text{F}(\text{BSD})}$	Bootstrap Diode Forward Voltage	IF=10mA including voltage drop by limiting		-	3.6	-	V	
RBSD	Bootstrap Diode Equivalent Resistance	resistor			-	360	-	Ω

Note:

 Fault output signal V_{CF} becomes low when one of protections OT, SC or UVLO is triggered. When failures happen like UV or OT, V_{CF} keeps low continuously until recovering from UV or OT state. 20µs indicates min. fault output duration time without pull-down capacitor. It can be controlled by the capacitor value as shown in Figure 1.



Functional Description

Controllable Fault Output Circuit




Figure 1. V_{CF} Output Circuit

 V_{CF} pin provides an enable functionality that enables to shut down all low side IGBTs, besides it can be controlled with external MCU. When V_{CF} is in the high state, the IPM is able to operate normally. Meanwhile, V_{CF} is in a low state, the low-side IGBTs are turned off until V_{CF} recovers to the high state. In addition, the V_{CF} pin provides fixed or adjustable pulse width of fault output signal using external capacitor. If V_{CF} pin is left, the fault output pulse width t_{FO} is maintained as the low state for minimum 20us. If a capacitor is connected, the pulse width can be increased depending on to the capacitance.

The pulse width can be determined by the following formula;

$$t_{FO} = -(1M\Omega \cdot C_{CF}) \cdot ln\left(1 - \frac{V_{CF+}}{5V}\right) + 20usec$$

 $\approx 478 \mathbf{k} \cdot C_{CF} + 20 usec$

for example, adding C_{CF}=1nF, t_{FO}≈500us.

Short-Circuit (SC) Protection and Time Chart




Figure 2. Short-Circuit Protection



Adding shunt resistors between terminal N (Pin 13) and COM (Pin 12), SC protection can be operable. SC protection operational time chart can be described in Figure 2.

- (1) In normal operation, IGBT turns on and normal collector current $I_{\rm C}$ happens.
- (2) Once over current touches to SC trip level, SC protection is triggered.
- (3) All low-side IGBTs' gate are turned off. Accordingly, all low-side IGBTs are turned off.
- (4) Fault signal V_{CF} becomes from high to low and sustains low for t_{FO} (minimum 20µs).
- (5) V_{CF} recovers to high, normal operation restarts according to the input control signal.

Vcc Under-voltage Lock-out (UVLO) Protection and Time Chart




Figure 3. Under-Voltage Protection (Low-side, Vcc)

- (1) Supply voltage V_{CC} becomes higher than under-voltage reset level (UV_{CCR}), and IGBTs are turned on by the next ON signal.
- (2) Normal operation: IGBTs turn-on and output current.
- (3) V_{CC} level drops to under-voltage trip level (UV_{CCT}).
- (4) All low-side IGBTs are turned off regardless of control input condition.
- (5) V_{CF} output becomes low and stays as long as V_{CC} is below UV_{CCR} .
- (6) Once Vcc level reaches UVccR, IGBTs restart working normally according to the input control signal.



V_{BS} Under-voltage Lock-out (UVLO) Protection and Time Chart




Figure 4. Under-Voltage Protection (High-side, VBS)

- (1) Control supply voltage V_{BS} rises. After the voltage reaches under-voltage reset level (UV_{BSR}), IGBTs are turned on by the next ON signal.
- (2) Normal operation: IGBTs turn on and output current.
- (3) V_{BS} level drops to under-voltage trip level (UV_{BST}).
- (4) All high-side IGBTs are turned off regardless of control input condition.
- (5) V_{BS} level reaches UV_{BSR}.
- (6) Normal operation starts according to the input control signal.

Over Temperature (OT) Protection and Time Chart





Figure 5. Over-Temperature Protection

- (1) Normal operation: IGBTs turn on and output current.
- (2) LVIC temperature exceeds over-temperature trip level (OTT).
- (3) All low-side IGBTs are turned off regardless of control input condition.
- (4) V_{CF} output becomes low and stays as long as LVIC temperature is over $OT_{T}.$
- (5) LVIC temperature drops to over-temperature reset level (OT_{T-OTHYS}). Normal operation starts according to the input control signal.




Switching Time Definition





Typical Application Circuit and Design Guide





#1: Filter circuits for V_{CC} and V_{BS}

It is recommended that all capacitors are placed as close to the IPM as possible. C1 is recommended to electrolytic type with good temperature and frequency characteristics. C2 should be ceramic type with $0.1-2\mu$ F, good temperature, frequency and DC bias characteristics. A zener diode D1 (20V/1W) is recommended between each pair of control supply pins to avoid damage by external surge.



#2: Filter circuits for IN terminal

IN pins work with active-high and there is a minimum $3.5k\Omega$ pull-down resistor IPM inside. To prevent malfunction, the layout of each IN pins from MCU should be as short as possible. Recommended RC filter is 100ns of time constant, which can be adjusted considering amount of noise.

#3: Filter circuits for SC and V_{CF}

Selection of the R1*C4 filter components for short-circuit protection is recommended to have tight tolerance and temperaturecompensated type. The R1*C4 time constant should be set such that SC current is shut down within 2µs; (typically 1.5-2µs). R1 and C4 should be placed as close to N pin as possible. SC interrupting time may vary with layout patterns and components selections, therefore thorough evaluation in the system is necessary.

Capacitor C5 can adjust fault output pulse duration time V_{CF}. Without C5, V_{CF} has fixed minimum 20us pulse width. For the design guide, please refer to the Figure 1.

#4: Shunt resistance, GND layout and snubber capacitor


For designing a shunt resistor, it is recommended that short circuit trip level should be set less than 1.6 times of the rated current and the shunt resistor should be selected non-inductive and high accurate characteristic.


It is recommended to connect the control GND and power GND at a single point (N1) near the terminal of the shunt resistor. Control-related components such as V_{CC} , IN and V_{CF} should be connected to control GND and power-related components of C3 and dc-link capacitor should be connected to power GND to avoid noise interference from power GND to control GND.

The snubber capacitor C3 plays a role of absorbing high spike voltage on dc-link during switching operation so that it should be placed as close to pin P and pin N as possible. Generally a 0.1-0.22µF snubber capacitor is recommended.



Package Dimensions, IPM-7






SIDE VIEW

TOP VIEW

LAND PATTERN RECOMMENDATIONS



	DIMENSION IN MILLIMETRES			DIMENSION IN INCHS			
SYMBOLS	MIN.	NOM.	MAX.	MIN. NOM. N		MAX.	
А	2.304	2.504	2.704	0.091	0.099	0.106	
A1	0.050	0.150	0.250	0.002	0.006	0.010	
A2	2.254	2.354	2.454	0.089	0.093	0.097	
A3	1.050	1.150	1.250	0.041	0.045	0.049	
D	17.800	17.900	18.000	0.701	0.705	0.709	
E	10.140	10.340	10.540	0.399 0.407 0.415			
E1	7.420	7.520	7.620	0.292	0.296	0.300	
L	0.505	0.705	0.905	0.020 0.028 0.0		0.036	
L1	1.210	1.410	1.610	0.048	0.056	0.063	
е	1.270TYP.				0.050TYP		
b	0.410TYP.				0.016TYP		
с		0.254TYP		0.010TYP.			
θ1	7°TYP.			7°TYP.			
θ2	7°TYP.			7°TYP.			
θ3	0°		8°	0°		8°	
θ4	45°TYP.			45 [°] TYP.			
h	0.381TYP. 0.015TYP.						

NOTES

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS, MOLD FLASH SHOULD BE LESS THAN 6 MIL.
- 2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.

3. CONTROLLING DIMENSION IS MILLIMETER, CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: https://aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or 2. A critical component in any component of a life systems which, (a) are intended for surgical implant into the support, device, or system whose failure to perform can be body or (b) support or sustain life, and (c) whose reasonably expected to cause the failure of the life support failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

device or system, or to affect its safety or effectiveness.