


## AIM7DT3AR60V3

**Intelligent Power Module** 

#### **External View**



Size: 17.9 x 7.5 x 2.5 mm

# GREEN


#### **Features**


- 600V-3A
- Fully functional 3-phase IGBT-IPM
- · Reverse conducting IGBT with monolithic body diode
- DBC-embedded SMD Type
- Wide input interface (3-18V) with schmitt-trigger input circuit
- Built-in bootstrap diodes with current-limiting resistor
- Control supply under-voltage lockout protection (UVLO)
- Over-temperature (OT) protection
- Short-circuit current protection (C<sub>SC</sub>)
- Controllable fault out signal (V<sub>CF</sub>) corresponding to SC, UV, OT fault
- Isolation ratings of 1500Vrms/min

## **Applications**

- AC 100~240Vrms class low power motor drives
- Refrigerators, Dishwashers, Drain Pumps and Fan Motors

## Internal Equivalent Circuit / Pin Configuration







## **Ordering Information**

Part Number	Package	Description		
AIM7DT3AR60V3	IPM-7DT	N/A		



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.

 $Please\ visit\ \underline{https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf}\ for\ additional\ information.$ 

## **Pin Description**

Pin Number	Pin Name	Pin Function		
1	$V_{B(U)}$	High-Side Bias Voltage for U-phase IGBT Driving		
2	$V_{B(V)}$	High-Side Bias Voltage for V-phase IGBT Driving		
3	$V_{B(W)}$	High-Side Bias Voltage for W-phase IGBT Driving		
4	IN <sub>(UH)</sub>	Signal Input for High-Side U-phase		
5	IN <sub>(VH)</sub>	Signal Input for High-Side V-phase		
6	IN <sub>(WH)</sub>	Signal Input for High-Side W-phase		
7	Vcc	Control Supply Voltage		
8	IN <sub>(UL)</sub>	Signal Input for Low-Side U-phase		
9	IN <sub>(VL)</sub>	Signal Input for Low-Side V-phase		
10	IN <sub>(WL)</sub>	Signal Input for Low-Side W-phase		
11	Vcf	Controllable Fault Output		
12	NC	No connection		
13	COM	Common Supply Ground		
14	Csc	Capacitor (Low-Pass Filter) for Short-Circuit Current Detection Input		
15	NW	Negative DC-Link Input for W-Phase		
16	NV	Negative DC-Link Input for V-Phase		
17	NU	Negative DC-Link Input for U-Phase		
18	W	Output for W-phase		
19	V	Output for V-phase		
20	U	Output for U-phase		
21	Р	Positive DC-Link Input		

Rev.1.0 June 2024 **www.aosmd.com** Page 2 of 11



## Absolute Maximum Ratings (TJ=25°C, unless otherwise specified)

Symbol	Parameter	Conditions	Ratings	Units					
Inverter									
BV <sub>CES</sub>	IGBT Breakdown Voltage	T <sub>J</sub> =25°C	600	V					
1	ICPT Collector Current (Continuous)	T <sub>C</sub> =25°C	3	Α					
Ic	IGBT Collector Current (Continuous)	T <sub>C</sub> =80°C	2	Α					
I <sub>CP</sub>	IGBT Collector Current (Pulsed)	T <sub>C</sub> =25°C, <100µs pulse width	4.5	Α					
P <sub>D</sub>	Maximum Power Dissipation	T <sub>C</sub> =25°C	23.5	W					
TJ	Operating Junction Temperature		-40 to 150	°C					
Control (Pi	rotection)								
Vcc	Control Supply Voltage	Applied between V <sub>CC</sub> -COM	-0.3 ~ 20	V					
V <sub>BS</sub>	High-Side Control Bias Voltage	Applied between V <sub>B(U)</sub> -U, V <sub>B(V)</sub> -V, V <sub>B(W)</sub> -W	-0.3 ~ 20	V					
V <sub>IN</sub>	Input Voltage	Applied between IN <sub>(UH)</sub> , IN <sub>(VH)</sub> , IN <sub>(WH)</sub> , IN <sub>(UL)</sub> , IN <sub>(VL)</sub> , IN <sub>(WL)</sub> -COM	-0.3 ~ Vcc+0.5	V					
VcF	Fault Output Supply Voltage	Applied between V <sub>CF</sub> -COM	-0.3 ~ 5.5	V					
Thermal Re	esistance								
R <sub>th(j-c)</sub>	Junction to Case Thermal Resistance	Inverter RC-IGBT (per 1/6 module)	5.3	°C/W					
Total Syste	em								
Tc	Module Case Operation Temperature		-30 to 125	°C					
T <sub>STG</sub>	Storage Temperature		-40 to 150	°C					
Viso	Isolation Voltage	60Hz, sinusoidal, AC 1min, between connected all pins and heat sink plate	1500	V <sub>rms</sub>					

## **Recommended Operation Conditions**

Symbol	Parameter	Conditions	Min.	Тур.	Max	Units
V <sub>PN</sub>	Bus Supply Voltage	Applied between P-N	0	300	450	V
Vcc	Control Supply Voltage	Applied between Vcc-COM	13.5	15.0	16.5	V
V <sub>BS</sub>	High-Side Bias Voltage	Applied between V <sub>B(U)</sub> -U, V <sub>B(V)</sub> -V, V <sub>B(W)</sub> -W	13.5	15.0	16.5	V
dV <sub>CC</sub> /dt, dV <sub>BS</sub> /dt	Control Supply Variation		-1	-	1	V/us
t <sub>dead</sub>	Arm Shoot-Through Blocking Time	For each input signal	1.5	-	-	μs
f <sub>РWМ</sub>	PWM Input Frequency	-40°C < T <sub>J</sub> < 150°C	-	16	-	kHz
PW <sub>IN(ON)</sub>	Minimum Input Pulse Width	(Note 1)	0.7	-	-	μs
PW <sub>IN(OFF)</sub>	williman input Pulse Width	(NOTE 1)	0.7	-	-	μs

#### Note:

1. IPM may not respond if the input pulse width is less than  $PW_{IN(ON)}$ ,  $PW_{IN(OFF)}$ .

Rev.1.0 June 2024 www.aosmd.com Page 3 of 11



## Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise specified)

Symbol	Parameter	Conditions			Min.	Тур.	Max	Units
Inverter	Inverter							
V <sub>CE(SAT)</sub>	Collector-Emitter Saturation Voltage	V <sub>CC</sub> =V <sub>BS</sub> =15V, V <sub>IN</sub> =5	V Ic	=2A	-	1.5	1.9	V
VF	Emitter-Collector Forward Voltage	V <sub>CC</sub> =V <sub>BS</sub> =15V, V <sub>IN</sub> =0	lo	=2A	-	2.1	2.5	V
t <sub>OFF</sub>					-	980	-	ns
t <sub>f</sub>		V <sub>PN</sub> =300V, V <sub>CC</sub> =V <sub>BS</sub> =	=15V		-	80	-	ns
ton	Switching Times	Ic=2A, V <sub>IN</sub> =0V↔5V			-	710	-	ns
t <sub>r</sub>		Inductive load (high-s	side)		-	30	-	ns
t <sub>rr</sub>					-	180	-	ns
Ices	Collector-Emitter Leakage Current	V <sub>IN</sub> =0V, V <sub>CE</sub> =600V			-	-	1	mA
Control (P	rotection)							
Iqcc	Quiescent V <sub>CC</sub> Supply Current	Vcc=15V, IN(UL, VL, WL	)=0V	Vcc-COM	-	-	1.5	mA
IQBS	Quiescent V <sub>BS</sub> Supply Current	V <sub>BS</sub> =15V, IN <sub>(UH, VH, WH</sub>	V <sub>BS</sub> =15V, IN <sub>(UH, VH, WH)</sub> =0V				0.3	mA
UVcct		Trip Level	10.3	11.4	12.5	V		
UV <sub>CCR</sub>	Supply Circuit Under-	Reset Level	10.8	11.9	13.0	V		
UV <sub>BST</sub>	Voltage Protection	Trip Level		9.0	10.0	11.0	V	
UV <sub>BSR</sub>			Reset Level			11.0	12.0	V
Vsc	Short-Circuit Trip Level	Vcc=15V			0.45	0.48	0.51	V
OT <sub>T</sub>	Over-Temperature		Trip Le		110	130	150	°C
OTHYS	Protection (Note 2)		Hystere	esis of Trip Reset	-	30	-	°C
Vcfh	Fault Output Voltage	V <sub>N</sub> =0V			4.9	-	-	V
V <sub>CFL</sub>		V <sub>N</sub> =1V			-	-	0.5	V
V <sub>CF+</sub>	CF positive going threshold				-	1.9	2.2	V
V <sub>CF</sub> -	CF negative going threshold				0.8	1.1	-	V
tFO	Fault Output Pulse Width (Note 3)				20	-	-	μs
I <sub>IN</sub>	Input Current	V <sub>IN</sub> =5V			-	650	850	μA
V <sub>th(on)</sub>	ON Threshold Voltage	Applied between IN <sub>(UH)</sub> , IN <sub>(VH)</sub> , IN <sub>(WH)</sub> , IN <sub>(UL)</sub> ,			-	-	2.5	V
V <sub>th(off)</sub>	OFF Threshold Voltage	IN <sub>(VL)</sub> , IN <sub>(WL)</sub> –COM			0.8	-	-	V
Bootstrap								
V <sub>F(BSD)</sub>	Bootstrap Diode Forward Voltage	I <sub>F</sub> =10mA including voltage drop by limiting resistor		-	3.6	-	V	
R <sub>BSD</sub>	Bootstrap Diode Equivalent Resistance			-	360	-	Ω	

#### Note:

- 2. When the LVIC temperature exceeds OT Trip temperature level (OT $_{T}$ ), OT protection is triggered and fault signal outputs.
- 3. At SC detection,  $F_{\text{O}}$  pulse width has a fixed width of minimum 20 $\mu s$ .

Rev.1.0 June 2024 **www.aosmd.com** Page 4 of 11



## **Controllable Fault Output Circuit**




Figure 1. V<sub>CF</sub> Output Circuit

- (1) The  $V_{CF}$  pin provides an enable functionality that allows it to shut down the all low-side IGBTs. When the  $V_{CF}$  pin is in the high state the IPM is able to operate normally. If the  $V_{CF}$  pin is in a low state, the low-side IGBTs are turned off until the enable condition is restored.
- (2) In addition, the V<sub>CF</sub> pin can provide the fixed or adjustable pulse width of fault output signal.
- (3) If the  $V_{\text{CF}}$  pin is left, the pulse width is fixed at minimum 20us.
- (4) If a capacitor is connected, the pulse width can be adjusted according to the capacitor value.


The length of pulse width is determined by the following formula;

- $t_{FO} = -(1M\Omega^*C_{CF})^*ln(1-V_{CF}+/5V) + 100ns + 20us(min.)$
- ex)  $C_{\text{CF}}=1nF$ ,  $t_{\text{FO}}\approx500\text{us}$ . Recommended parameters in the design are  $C_{\text{CF}}$  of  $\leq 1nF$ .

Rev.1.0 June 2024 www.aosmd.com Page 5 of 11




### **Time Charts of the IPM Protective Function**



- (1) Normal operation: IGBT turns on and output current.
- (2) Short-circuit current detection (SC triggered).
- (3) All low-side IGBTs' gate are turned off.
- (4) Accordingly, all low-side IGBTs are turned off.
- (5) Fault signal outputs.  $F_O$  duration time ( $t_{FO}$ ) is minimum 20 $\mu$ s.
- (6) Fault output finishes. Normal operation starts according to the input signal.

Figure 2. Short-Circuit Protection
(Low-side Operation Only with External Shunt Resistor and RC Filter)




- (1) Supply voltage V<sub>CC</sub> becomes higher than under-voltage reset level (UV<sub>CCR</sub>), and IGBTs are turned on by the next ON signal.
- (2) Normal operation: IGBTs turn-on and output current.
- (3)  $V_{CC}$  level drops to under-voltage trip level (UV<sub>CCT</sub>).
- (4) All low-side IGBTs are turned off regardless of control input condition.
- (5)  $F_{\text{O}}$  output is generated, and  $F_{\text{O}}$  stays low as long as  $V_{\text{CC}}$  is below  $UV_{\text{CCR}}.$
- (6)  $V_{\text{CC}}$  level reaches  $UV_{\text{CCR}}$ . Normal operation starts according to the input signal.

Figure 3. Under-Voltage Protection (Low-side, UV<sub>CC</sub>)


Rev.1.0 June 2024 www.aosmd.com Page 6 of 11





- (1) Control supply voltage V<sub>BS</sub> rises. After the voltage reaches under-voltage reset level (UV<sub>BSR</sub>), IGBTs are turned on by the next ON signal.
- (2) Normal operation: IGBTs turn on and output current.
- (3)  $V_{BS}$  level drops to under-voltage trip level (UV<sub>BST</sub>).
- (4) All high-side IGBTs are turned off regardless of control input condition.
- (5) V<sub>BS</sub> level reaches UV<sub>BSR</sub>.
- (6) Normal operation starts according to the input signal.

Figure 4. Under-Voltage Protection (High-side, UV<sub>BS</sub>)



- (1) Normal operation: IGBTs turn on and output current.
- (2) LVIC temperature exceeds over-temperature trip level (OT<sub>T</sub>).
- (3) All low-side IGBTs are turned off regardless of control input condition.
- (4)  $F_{\text{O}}$  output is generated, and  $F_{\text{O}}$  stays low as long as LVIC temperature is over  $OT_{\text{T}}$ .
- (5) LVIC temperature drops to over-temperature reset level (OT<sub>T</sub>-OT<sub>HYS</sub>). Normal operation starts according to the input signal.

Figure 5. Over-Temperature Protection (Low-side, Detecting LVIC Temperature)

Rev.1.0 June 2024 **www.aosmd.com** Page 7 of 11







Figure 6. Switching Times Definition

Rev.1.0 June 2024 **www.aosmd.com** Page 8 of 11



## **Example of Application Circuit**



(#1) C1:1~3.3µF, C2:100nF, D1:20V

(#3) R1:1kΩ, C4:2nF


(#2) R:100Ω, C:1nF


(#4) C3:0.1~0.22µF


- (1) If the control GND is connected with the power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect the control GND and power GND at a point (N1), near the terminal of shunt resistor.
- (2) A zener diode D1 (20V/1W) is recommended between each pair of control supply pins to prevent surge destruction.
- (3) Prevention of surge destruction can further be improved by placing the bus capacitor as close to pin P and N1 as possible. Generally a 0.1~0.22μF snubber capacitor C3 between the P-N1 terminals is recommended.
- (4) Selection of the R1\*C4 filter components for short-circuit protection is recommended to have tight tolerance, and is temperature-compensated type. The R1\*C4 time constant should be set such that SC current is shut down within 2μs; (typically 1.5-2μs). R1 and C4 should be placed as close as possible to the Csc pin. SC interrupting time may vary with layout patterns and components selections, therefore thorough evaluation in the system is necessary.
- (5) It is recommended that all capacitors are mounted as close to the IPM as possible. (C1: electrolytic type with good temperature and frequency characteristics. C2: ceramic type with 0.1µF, good temperature, frequency and DC bias characteristics).
- (6) To prevent malfunction, the layout to each input should be as short as possible. When using the RC coupling circuit (R: 100Ω, C: 1nF), place it as close to the IPM input pins as possible, and make sure the input signal levels meet the required turn-on and turn-off threshold voltages.
- (7) The V<sub>CF</sub> pin can provide the fault output signal with the fixed or adjustable pulse width. If the V<sub>CF</sub> pin is left, the pulse width is fixed at minimum 20us. If a capacitor C5 is connected, the pulse width can be adjusted according to the capacitor value. For the design guide, please refer to the Figure 1.




## Package Dimensions, IPM-7DT









	DIMENSION IN MILLIMETRES			DIMENSION IN INCHS		
SYMBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	2.304	2.504	2.704	0.091	0.099	0.106
A1	0.025		0.150	0.001		0.006
A2	2.254	2.354	2.454	0.089	0.093	0.097
А3	1.050	1.150	1.250	0.041	0.045	0.049
D	17.800	17.900	18.000	0.701	0.705	0.709
D1	16.000	16.100	16.200	0.630	0.634	0.638
Е	10.140	10.340	10.540	0.399	0.407	0.415
E1	7.420	7.520	7.620	0.292	0.296	0.300
E2	5.200	5.300	5.400	0.205	0.209	0.213
L	0.505	0.705	0.905	0.020 0.028		0.036
L1	1.210	1.410	1.610	0.048	0.056	0.063
K1	0.700	0.900	1.100	0.028	0.035	0.043
K2	0.910	1.110	1.310	0.036 0.044 0		0.052
е	1.270TYP.				0.050TYP	
b	0.410TYP.			0.016TYP.		
С	0.254TYP.			0.010TYP.		
θ1	7°TYP.			7°TYP.		

 $8^{o}$ 

0°

7°TYP.

45°TYP.

0.015TYP.

8°

7°TYP.

45°TYP.

0.381TYP

LAND PATTERN RECOMMENDATIONS

1.600	2.5	0.650	0.63	35	<u>-</u> ] <u>0 0 0 0</u>	1.270

UNIT: mm

0°

θ2

θ3

θ4

h

#### **NOTES**

- 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS, MOLD FLASH SHOULD BE LESS THAN 6 MIL.
- 2. TOLERANCE 0.100 MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 3. CONTROLLING DIMENSION IS MILLIMETER, CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

Rev.1.0 June 2024 www.aosmd.com Page 10 of 11



#### **LEGAL DISCLAIMER**

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: https://aosmd.com/terms and conditions of sale

#### LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

#### As used herein:

- failure to perform when properly used in accordance with device or system, or to affect its instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or 2. A critical component in any component of a life systems which, (a) are intended for surgical implant into the support, device, or system whose failure to perform can be body or (b) support or sustain life, and (c) whose reasonably expected to cause the failure of the life support safety effectiveness.

www.aosmd.com Page 11 of 11 Rev.1.0 June 2024