



ALPHA & OMEGA
SEMICONDUCTOR

AON6912A

30V Dual Asymmetric N-Channel MOSFET

General Description



The AON6912A is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization. It includes two specialized MOSFETs in a dual Power DFN5x6 package. The Q1 "High Side" MOSFET is designed to minimize switching losses. The Q2 "Low Side" MOSFET is designed for low $R_{DS(ON)}$ to reduce conduction losses. The AON6912A is well suited for use in compact DC/DC converter applications.

Product Summary


	<u>Q1</u>	<u>Q2</u>
V_{DS}	30V	30V
I_D (at $V_{GS}=10V$)	21A	52A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	<13.7mΩ	<7.3mΩ
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$)	<19.3mΩ	<10.4mΩ
100% UIS Tested		
100% R_g Tested		



DFN5X6



Top View



Bottom View

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	V_{DS}	30		V
Gate-Source Voltage	V_{GS}		± 20	V
Continuous Drain Current	$T_C=25^\circ C$ $T_C=100^\circ C$	I_D	21	A
Pulsed Drain Current		13	33	
Continuous Drain Current	$T_A=25^\circ C$ $T_A=70^\circ C$	I_{DSM}	56	A
Avalanche Current ^C		9	13.8	
Avalanche Energy L=0.1mH ^C	E_{AS}, E_{AR}	7.1	10.8	
Avalanche Current ^C	I_{AS}, I_{AR}	18	28	A
Power Dissipation ^B	$T_C=25^\circ C$ $T_C=100^\circ C$	P_D	11	W
Power Dissipation ^A		4.4	12	
Junction and Storage Temperature Range	T_J, T_{STG}	1.9	2.1	W
		1.2	1.3	
		-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Typ Q1	Typ Q2	Max Q1	Max Q2	Units	
Maximum Junction-to-Ambient ^A	$t \leq 10s$ Steady-State	$R_{\theta JA}$	29	35	29	°C/W	
Maximum Junction-to-Ambient ^{A,D}			56	67	60	°C/W	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	9.5	3.5	11.4	4.2	°C/W

Q1 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DS}}^{\text{SS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.1	1.6	2.1	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	56			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=10\text{A}$ $T_J=125^\circ\text{C}$		11.4	13.7	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=10\text{A}$		17.9	21.5	
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=10\text{A}$		35		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.75	1	V
I_S	Maximum Body-Diode Continuous Current				15	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	460	580	700	pF
C_{oss}	Output Capacitance		70	100	130	pF
C_{rss}	Reverse Transfer Capacitance		40	65	90	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.4	0.8	1.2	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=10\text{A}$	8.2	10.2	12.5	nC
$Q_g(4.5\text{V})$	Total Gate Charge		3.7	4.6	5.5	nC
Q_{gs}	Gate Source Charge		1.7	2.1	2.5	nC
Q_{gd}	Gate Drain Charge		1.4	2.4	3.4	nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=1.5\Omega, R_{\text{GEN}}=3\Omega$		4		ns
t_r	Turn-On Rise Time			2		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			18.5		ns
t_f	Turn-Off Fall Time			2.2		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=10\text{A}, dI/dt=500\text{A}/\mu\text{s}$	5.8	7.3	8.8	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=10\text{A}, dI/dt=500\text{A}/\mu\text{s}$	6.2	7.8	9.4	nC

A. The value of R_{iJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{iJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{iJA} is the sum of the thermal impedance from junction to case R_{iJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.







G. The maximum current rating is limited by package.






H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:

http://www.aosmd.com/terms_and_conditions_of_sale

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Q2 Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DS}}^{\text{SS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.3	1.9	2.5	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	130			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		6.1 8.5	7.3 10.2	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		8.3	10.4	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		60		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current				35	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	870	1090	1300	pF
C_{oss}	Output Capacitance		340	490	640	pF
C_{rss}	Reverse Transfer Capacitance		22	38	53	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.4	0.9	1.4	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=20\text{A}$	12	16	20	nC
$Q_g(4.5\text{V})$	Total Gate Charge		5	7	9	nC
Q_{gs}	Gate Source Charge		2	2.5	3	nC
Q_{gd}	Gate Drain Charge		1.5	2.5	3.5	nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.75\Omega, R_{\text{GEN}}=3\Omega$		5		ns
t_r	Turn-On Rise Time			2		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			16		ns
t_f	Turn-Off Fall Time			2		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	10	13	16	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	20	25	30	nC

A. The value of R_{vJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on R_{vJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{C}$.

D. The R_{vJA} is the sum of the thermal impedance from junction to case R_{vJC} and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{C}$. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)

Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)







Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
