



**ALPHA & OMEGA**  
SEMICONDUCTOR

**AONS62606**  
**60V N-Channel MOSFET**

### General Description

- Trench Power AlphaSGT™ technology
- Low  $R_{DS(ON)}$
- Logic Level Driving
- Excellent  $Q_g \times R_{DS(ON)}$  Product (FOM)
- Pb-Free lead Plating, RoHS 2.0 and Halogen-Free Compliant


### Applications

- High Frequency Switching and Synchronous Rectification

### Product Summary


$V_{DS}$	60V
$I_D$ (at $V_{GS}=10V$ )	195A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 2.7mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$ )	< 3.7mΩ

100% UIS Tested  
100%  $R_g$  Tested



Top View

S	1	D
S	2	D
S	3	D
G	4	D



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONS62606	DFN 5x6	Tape & Reel	3000

### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current $T_C=25^\circ C$	$I_D$	195	A
$T_C=100^\circ C$	$I_D$	123	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	315	
Continuous Drain Current $T_A=25^\circ C$	$I_{DSM}$	35	A
$T_A=70^\circ C$	$I_{DSM}$	28	
Avalanche Current <sup>C</sup>	$I_{AS}$	60	A
Avalanche energy $L=0.1mH$ <sup>C</sup>	$E_{AS}$	180	mJ
Power Dissipation <sup>B</sup>	$P_D$	192	W
$T_C=100^\circ C$	$P_D$	76	
Power Dissipation <sup>A</sup>	$P_{DSM}$	6.2	W
$T_A=70^\circ C$	$P_{DSM}$	4	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup> $t \leq 10s$	$R_{\theta JA}$	15	20	°C/W
Steady-State	$R_{\theta JA}$	40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.5	0.65	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	60			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=60\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm20\text{V}$			$\pm100$	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.1	1.6	2.1	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		2.2 3.6	2.7 4.4	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		2.9	3.7	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		100		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
$I_S$	Maximum Body-Diode Continuous Current				195	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=30\text{V}, f=1\text{MHz}$		4150		pF
$C_{\text{oss}}$	Output Capacitance			1050		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			75		pF
$R_g$	Gate resistance	f=1MHz	0.4	0.8	1.2	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, I_D=20\text{A}$		65	92	nC
$Q_g(4.5\text{V})$	Total Gate Charge			31	44	nC
$Q_{\text{gs}}$	Gate Source Charge			8.5		nC
$Q_{\text{gd}}$	Gate Drain Charge			10		nC
$Q_{\text{oss}}$	Output Charge	$V_{GS}=0\text{V}, V_{DS}=30\text{V}$		52		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=30\text{V}, R_L=1.5\Omega, R_{\text{GEN}}=3\Omega$		9		ns
$t_r$	Turn-On Rise Time			6		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			56		ns
$t_f$	Turn-Off Fall Time			11		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}, \text{di}/dt=500\text{A}/\mu\text{s}$		26		ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, \text{di}/dt=500\text{A}/\mu\text{s}$		107		nC

A. The value of  $R_{\text{JJA}}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{JJA}} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{\text{J(MAX)}}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{\text{J(MAX)}}=150^\circ\text{C}$ .

D. The  $R_{\text{JJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{JJC}}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{\text{J(MAX)}}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:  
[http://www.aosmd.com/terms\\_and\\_conditions\\_of\\_sale](http://www.aosmd.com/terms_and_conditions_of_sale)

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 7: Gate-Charge Characteristics**

**Figure 8: Capacitance Characteristics**

**Figure 9: Maximum Forward Biased Safe Operating Area (Note F)**

**Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)**

**Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)**






**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Coss stored Energy**

**Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)**

**Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)**

Figure A: Gate Charge Test Circuit &amp; Waveforms




Figure B: Resistive Switching Test Circuit &amp; Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms




Figure D: Diode Recovery Test Circuit &amp; Waveforms

