



ALPHA & OMEGA
SEMICONDUCTOR

AONV200A70

700V, α MOS5™ N-Channel Power Transistor

General Description

- Proprietary α MOS5™ technology
- Low $R_{DS(ON)}$
- Optimized switching parameters for better EMI performance
- Enhanced body diode for robustness and fast reverse recovery

Applications

- PFC and PWM stages (Flyback, LLC) of Adapter, PC Silverbox, Server, Gaming Power Supply, Industrial, TV, Lighting

Product Summary


V_{DS} @ $T_{j,max}$	800V
I_{DM}	96A
$R_{DS(ON),max}$	< 0.2Ω
$Q_{g,typ}$	50nC
E_{oss} @ 400V	5.4μJ

100% UIS Tested
100% R_g Tested





DFN8x8

Top View



Bottom View



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AONV200A70	DFN8x8	Tape & Reel	3500

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	700	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	24	A
$T_C=100^\circ\text{C}$		15	
Pulsed Drain Current ^C	I_{DM}	96	
Continuous Drain Current	I_{DSM}	4.1	A
$T_A=70^\circ\text{C}$		3.2	
Avalanche Current ^C	I_{AR}	4	A
Repetitive avalanche energy ^C	E_{AR}	8	mJ
Single pulsed avalanche energy ^G	E_{AS}	270	mJ
MOSFET dv/dt ruggedness, $V_{DS}=0$ to 400V	dv/dt	100	
Diode reverse recovery		20	V/ns
$V_{DS}=0$ to 400V, $IF=24\text{A}, T_j=25^\circ\text{C}$	di/dt	600	A/ns
Power Dissipation ^B	P_D	278	W
$T_C=25^\circ\text{C}$		2.2	W/°C
Power Dissipation ^A	P_{DSM}	8.3	W
$T_A=70^\circ\text{C}$		5.3	W/°C
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	T_L	300	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	12	15	°C/W
Maximum Junction-to-Ambient ^{A,D} Steady-State		40	50	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.26	0.45	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V, T _J =25°C	700			V
		I _D =1mA, V _{GS} =0V, T _J =150°C		800		
BV _{DSS} /ΔT _J	Breakdown Voltage Temperature Coefficient	I _D =1mA, V _{GS} =0V		0.61		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =700V, V _{GS} =0V			1	μA
		V _{DS} =560V, T _J =125°C		2.3		
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =5V, I _D =250μA	3	3.6	4.2	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =12A		0.15	0.2	Ω
g _{FS}	Forward Transconductance	V _{DS} =10V, I _D =12A		22		S
V _{SD}	Diode Forward Voltage	I _S =12A, V _{GS} =0V		0.87	1.2	V
I _S	Maximum Body-Diode Continuous Current				24	A
I _{SM}	Maximum Body-Diode Pulsed Current ^C				96	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz		2850		pF
C _{oss}	Output Capacitance			70		pF
C _{o(er)}	Effective output capacitance, energy related ^I			60		pF
C _{o(tr)}	Effective output capacitance, time related ^J	V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz		318		pF
C _{rss}	Reverse Transfer Capacitance			2		pF
R _g	Gate resistance	f=1MHz		2		Ω
SWITCHING PARAMETERS						
Q _g	Total Gate Charge	V _{GS} =10V, V _{DS} =480V, I _D =12A		50		nC
Q _{gs}	Gate Source Charge			13		nC
Q _{gd}	Gate Drain Charge			16		nC
t _{D(on)}	Turn-On Delay Time	V _{GS} =10V, V _{DS} =400V, I _D =12A, R _G =5Ω		28		ns
t _r	Turn-On Rise Time			24		ns
t _{D(off)}	Turn-Off Delay Time			70		ns
t _f	Turn-Off Fall Time			30		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =12A, dI/dt=100A/μs, V _{DS} =400V		395		ns
I _{rm}	Peak Reverse Recovery Current			32		A
Q _{rr}	Body Diode Reverse Recovery Charge			6.8		μC

A. The value of R_{θJA} is measured with the device in a still air environment with T_A=25° C.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initial T_J=25° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. L=60mH, I_{AS}=3A, R_G=25Ω, Starting T_J=25° C.







H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.







I. C_{o(er)} is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

J. C_{o(tr)} is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{(BR)DSS}.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.

AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 7: Gate-Charge Characteristics

Figure 8: Capacitance Characteristics

Figure 9: Coss stored Energy

Figure 10: Current De-rating (Note F)

Figure 11: Maximum Forward Biased Safe Operating Area (Note F)

Figure 12: Power De-rating (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 13: Normalized Maximum Transient Thermal Impedance (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)







Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms
