

AOT9N50/AOTF9N50

500V, 9A N-Channel MOSFET


General Description


The AOT9N50 & AOTF9N50 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low $R_{\text{DS(on)}},\,C_{\text{iss}}$ and C_{rss} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

Product Summary

100% UIS Tested 100% R_g Tested







Parameter		Symbol	AOT9N50	AOTF9N50	Units
Drain-Source Voltage		V_{DS}	500		V
Gate-Source Voltage		V_{GS}	±30		V
Continuous Drain Current	T _C =25°C		9	9*	
	T _C =100°C	'D	6.0	6*	Α
Pulsed Drain Current ^C		I _{DM}	30		
Avalanche Current ^C		I _{AR}	3.2		А
Repetitive avalanche energy ^C		E _{AR}	154		mJ
Single plused avalanche energy ^G		E _{AS}	307		mJ
Peak diode recovery dv/dt		dv/dt	5		V/ns
	T _C =25°C	P _D	192	38.5	W
Power Dissipation ^B	Derate above 25°C	υ ' υ	1.5	0.3	W/°C
Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150		°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds		T _L	300		°C

Thermal Characteristics							
Parameter	Symbol	AOT9N50	AOTF9N50	Units			
Maximum Junction-to-Ambient A,D	$R_{\theta JA}$	65	65	°C/W			
Maximum Case-to-sink ^A	$R_{\theta CS}$	0.5		°C/W			
Maximum Junction-to-Case	$R_{e,IC}$	0.65	3.25	°C/W			

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
STATIC PARAMETERS									
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V, T_J=25^{\circ}C$	500						
		$I_D=250\mu A, V_{GS}=0V, T_J=150^{\circ}C$		600		V			
BV _{DSS}	Breakdown Voltage Temperature	I _D =250μA, V _{GS} =0V		0.56		V/°C			
/∆TJ	Coefficient	2 1 20		0.00		V/ C			
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =500V, V _{GS} =0V			1	μΑ			
500	<u>-</u>	V _{DS} =400V, T _J =125°C			10	0 .			
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±30V			±100	nA			
$V_{GS(th)}$	Gate Threshold Voltage	V _{DS} =5V I _D =250μA	3.4	4	4.5	V			
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =4.5A		0.66	0.85	Ω			
g _{FS}	Forward Transconductance	V_{DS} =40V, I_{D} =4.5A		10		S			
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.74	1	V			
I_S	Maximum Body-Diode Continuous Current				9	Α			
I _{SM}	Maximum Body-Diode Pulsed Current				30	Α			
DYNAMIC	PARAMETERS								
C _{iss}	Input Capacitance		694	868	1042	pF			
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =25V, f=1MHz	74	93	112	pF			
C _{rss}	Reverse Transfer Capacitance	7	6.2	7.8	9.4	pF			
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	2	4	6	Ω			
SWITCHING PARAMETERS									
Q_g	Total Gate Charge		15	23.6	28	nC			
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =400V, I_{D} =9A	4	5.2	6.2	nC			
Q_{gd}	Gate Drain Charge	7	8.5	10.6	12.7	nC			
t _{D(on)}	Turn-On DelayTime			19.5		ns			
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =250V, I _D =9A,		47		ns			
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$		51.5		ns			
t _f	Turn-Off Fall Time	7		38.5		ns			
t _{rr}	Body Diode Reverse Recovery Time	I _F =9A,dI/dt=100A/μs,V _{DS} =100V	195	248	300	ns			
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =9A,dI/dt=100A/μs,V _{DS} =100V	2.5	3.5	4.5	μС			

A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25° C.

APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

uissipation limit for cases where additional heatsinking is used. C. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =150° C, Ratings are based on low frequency and duty cycles to keep initial T_J =25° C. D. The R $_{0JA}$ is the sum of the thermal impedence from junction to case R $_{0JC}$ and case to ambient. E. The static characteristics in Figures 1 to 6 are obtained using <300 μ s pulses, duty cycle 0.5% max. F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150° C. The SOA curve provides a single pulse rating. G. L=60mH, I_{AS} =3.2A, V_{DD} =150V, R_G =25 Ω , Starting T_J =25° C





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS












Figure 9: Maximum Forward Biased Safe Operating Area for AOT9N50 (Note F)

Figure 10: Maximum Forward Biased Safe Operating Area for AOTF9N50 (Note F)






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Pulse Width (s)
Figure 12: Normalized Maximum Transient Thermal Impedance for AOT9N50 (Note F)




Rev 4.0: January 2021 Page 5 of 6 www.aosmd.com





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

