



ALPHA & OMEGA
SEMICONDUCTOR

AOTF2144L
40V N-Channel MOSFET

General Description

- Trench Power MV MOSFET technology
- Low $R_{DS(ON)}$
- Low Gate Charge
- Optimized Ruggedness
- RoHS and Halogen-Free Compliant

Product Summary

V_{DS}	40V
I_D (at $V_{GS}=10V$)	90A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 2.3mΩ
$R_{DS(ON)}$ (at $V_{GS}=4.5V$)	< 4mΩ

Applications

- DC Motor Driver
- Synchronous Rectification in DC/DC and AC/DC Converters

100% UIS Tested
100% R_g Tested





TO220F

Top View



Bottom View



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTF2144L	TO-220F	Tube	1000

Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current $T_C=25^\circ C$	I_D	90	A
		57	
Pulsed Drain Current ^C	I_{DM}	360	
Continuous Drain Current $T_A=25^\circ C$	I_{DSM}	46	A
		37	
Avalanche Current ^C	I_{AS}	47	A
Avalanche energy $L=0.3mH$ ^C	E_{AS}	331	mJ
Power Dissipation ^B $T_C=25^\circ C$	P_D	32	W
		12.5	
Power Dissipation ^A $T_A=25^\circ C$	P_{DSM}	8.3	W
		5.3	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A $t \leq 10s$	$R_{\theta JA}$	10	15	°C/W
		45	55	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	3.2	3.9	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	40			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1	5	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.9	2.4	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		1.85	2.3	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		2.5	3.1	$\text{m}\Omega$
				2.45	4.0	$\text{m}\Omega$
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		100		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
I_S	Maximum Body-Diode Continuous Current				40	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=20\text{V}, f=1\text{MHz}$		5225		pF
C_{oss}	Output Capacitance			895		pF
C_{rss}	Reverse Transfer Capacitance			55		pF
R_g	Gate resistance	$f=1\text{MHz}$	1	2	3.1	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, I_D=20\text{A}$		68	95	nC
$Q_g(4.5\text{V})$	Total Gate Charge			28	40	nC
Q_{gs}	Gate Source Charge			16.5		nC
Q_{gd}	Gate Drain Charge			4.5		nC
Q_{oss}	Output Charge	$V_{GS}=0\text{V}, V_{DS}=20\text{V}$		37		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, R_L=1\Omega, R_{\text{GEN}}=3\Omega$		12.5		ns
t_r	Turn-On Rise Time			9.5		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			57.5		ns
t_f	Turn-Off Fall Time			10.5		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		20		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, di/dt=500\text{A}/\mu\text{s}$		60		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{ C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA} \leq 10\text{s}$ and the maximum allowed junction temperature of 150° C . The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{ C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{ C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{ C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{ C}$.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Figure 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Coss stored Energy




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

