

General Description

- Trench Power MOSFET - AlphaSGT™ technology
- Combination of low $R_{DS(ON)}$ and wide safe operating area (SOA)
- Higher in-rush current enabled for faster start-up and shorter down time
- RoHS and Halogen-Free Compliant


Applications

- Telecom hotswap
- Load switch
- Solar
- Battery management

Product Summary

V_{DS}	100V
I_D (at $V_{GS}=10V$)	380A
$R_{DS(ON)}$ (at $V_{GS}=10V$)	< 1.7m Ω
$R_{DS(ON)}$ (at $V_{GS}=6V$)	< 2.5m Ω

100% UIS Tested
 100% Rg Tested



Orderable Part Number	Package Type	Form	Minimum Order Quantity
AOTL66912	TOLLA	Tape & Reel	2000

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	$T_C=25^\circ\text{C}$	380
		$T_C=100^\circ\text{C}$	269
Pulsed Drain Current ^C ($\leq 100\mu\text{s}$)	I_{DM}	1520	A
Continuous Drain Current	I_{DSM}	$T_A=25^\circ\text{C}$	49
		$T_A=70^\circ\text{C}$	39
Avalanche Current ^C	I_{AS}	90	A
Avalanche energy $L=0.1\text{mH}$ ^C	E_{AS}	405	mJ
Power Dissipation ^B	P_D	$T_C=25^\circ\text{C}$	500
		$T_C=100^\circ\text{C}$	250
Power Dissipation ^A	P_{DSM}	$T_A=25^\circ\text{C}$	8.3
		$T_A=70^\circ\text{C}$	5.3
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	10	15	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A,D}		Steady-State	35	45
Maximum Junction-to-Case	$R_{\theta JC}$	0.2	0.3	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	100			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	2.5	3.0	3.5	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A T _J =125°C		1.4 2.25	1.7 2.75	mΩ
		V _{GS} =6V, I _D =20A		2.0	2.5	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A		70		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.67	1	V
I _S	Maximum Body-Diode Continuous Current				330	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =50V, f=1MHz		12500		pF
C _{oss}	Output Capacitance			3190		pF
C _{rss}	Reverse Transfer Capacitance			55		pF
R _g	Gate resistance	f=1MHz	0.8	1.75	2.7	Ω
SWITCHING PARAMETERS						
Q _{g(10V)}	Total Gate Charge	V _{GS} =10V, V _{DS} =50V, I _D =20A		155	220	nC
Q _{gs}	Gate Source Charge			48		nC
Q _{gd}	Gate Drain Charge			31		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =50V		269		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =50V, R _L =2.5Ω, R _{GEN} =3Ω		36		ns
t _r	Turn-On Rise Time			25		ns
t _{D(off)}	Turn-Off DelayTime			90		ns
t _f	Turn-Off Fall Time			40		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		55		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		335		nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The Power dissipation P_{DSM} is based on R_{θJA} ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175° C may be used if the PCB allows it.

B. The power dissipation P_D is based on T_{J(MAX)}=175° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=175° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175° C. The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 11: Power De-rating (Note F)




Figure 12: Current De-rating (Note F)




Figure 13: Coss stored Energy




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note G)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Figure D: Diode Recovery Test Circuit & Waveforms

