

AOW15S65/AOWF15S65

650V 15A α MOS TM Power Transistor

General Description

The AOW15S65 & AOWF15S65 have been fabricated using the advanced $\alpha \text{MOS}^{\text{TM}}$ high voltage process that is designed to deliver high levels of performance and robustness in switching applications.

By providing low $R_{DS(on)}$, Q_g and E_{OSS} along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

Product Summary


 $\begin{array}{lll} V_{DS} @ T_{j,max} & 750V \\ I_{DM} & 60A \\ R_{DS(ON),max} & 0.29\Omega \\ Q_{g,typ} & 17.2nC \\ E_{oss} @ 400V & 3.6\mu J \end{array}$

100% UIS Tested 100% R_g Tested




 TO-262
 TO-262F

 Top View
 Bottom View
 Top View
 Bottom View



AOW15S65





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter		Symbol	AOW15S65	AOWF15S65	Units
Drain-Source Voltage		V _{DS}	650		V
Gate-Source Voltage		V_{GS}	±30		V
Continuous Drain Current	T _C =25°C		15	15*	
	T _C =100°C	─ I _D	10	10*	Α
Pulsed Drain Current ^C		I _{DM}	60		
Avalanche Current ^C		I _{AR}	2.4	Α	
Repetitive avalanche energy ^C		E _{AR}	86		mJ
Single pulsed avalanche energy ^G		E _{AS}	173	mJ	
	T _C =25°C	$-P_D$	208	28	W
Power Dissipation B Derate above 25°C			1.7	0.22	W/°C
MOSFET dv/dt ruggedness		dv/dt	100		V/ns
Peak diode recovery dv/dt H		uv/ut	20	V/113	
Junction and Storage Temperature Range		T_J , T_{STG}	-55 to 150		°C
Maximum lead temperature for soldering					
purpose, 1/8" from case for 5 seconds J		T_L	300	°C	
Thermal Characteris	stics				
Parameter		Symbol	AOW15S65	AOWF15S65	Units
Maximum Junction-to-Ambient A,D		$R_{\theta JA}$	65	65	°C/W
Maximum Case-to-sink ^A		$R_{\theta CS}$	0.5		°C/W
Maximum Junction-to-Case		$R_{\theta JC}$	0.6	4.5	°C/W

^{*} Drain current limited by maximum junction temperature.



Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
STATIC F	PARAMETERS					
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D=250\mu A, V_{GS}=0V, T_J=25^{\circ}C$	650	-	·	
	Dialii-Source Breakdown voltage	$I_D=250\mu A, V_{GS}=0V, T_J=150^{\circ}C$	700	750	-	V
I _{DSS}	Zoro Coto Voltago Drain Current	V_{DS} =650V, V_{GS} =0V	-	-	1	^
	Zero Gate Voltage Drain Current	V _{DS} =520V, T _J =150°C	-	10	-	μА
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±30V	-	-	±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=5V,I_{D}=250\mu A$	2.6	3.3	4	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =7.5A, T _J =25°C	-	0.254	0.29	Ω
		V _{GS} =10V, I _D =7.5A, T _J =150°C	-	0.68	0.78	Ω
V_{SD}	Diode Forward Voltage	I _S =7.5A,V _{GS} =0V, T _J =25°C	-	0.82	-	V
Is	Maximum Body-Diode Continuous Current			-	15	Α
I _{SM}	Maximum Body-Diode Pulsed Current ^C			-	60	Α
DYNAMIC	PARAMETERS					
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	841	-	pF
C _{oss}	Output Capacitance	V _{GS} =0V, V _{DS} =100V, I=1NIH2	-	58	-	pF
C _{o(er)}	Effective output capacitance, energy related H	V 0V V 0 to 490V f 4MHz	-	40	-	pF
C _{o(tr)}	Effective output capacitance, time related ¹	-V _{GS} =0V, V _{DS} =0 to 480V, f=1MHz	-	150	-	pF
C _{rss}	Reverse Transfer Capacitance	V _{GS} =0V, V _{DS} =100V, f=1MHz	-	1.1	-	pF
R _q	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	14	-	Ω
SWITCHI	NG PARAMETERS	•		•		•
Q_g	Total Gate Charge		-	17.2	-	nC
Q_{gs}	Gate Source Charge	V_{GS} =10V, V_{DS} =480V, I_{D} =7.5A	-	4.3	-	nC
Q_{gd}	Gate Drain Charge	1	-	5.6	-	nC
t _{D(on)}	Turn-On DelayTime		-	27	-	ns
t _r	Turn-On Rise Time	V _{GS} =10V, V _{DS} =400V, I _D =7.5A,	-	24	-	ns
t _{D(off)}	Turn-Off DelayTime	$R_G=25\Omega$	-	90	-	ns
t _f	Turn-Off Fall Time	7	-	23	-	ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =7.5A,dI/dt=100A/μs,V _{DS} =400V	-	320	-	ns
I _{rm}	Peak Reverse Recovery Current	I _F =7.5A,dI/dt=100A/μs,V _{DS} =400V	-	27	-	Α
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =7.5A,dI/dt=100A/μs,V _{DS} =400V	-	5.5	-	μС

- A. The value of R $_{\theta JA}$ is measured with the device in a still air environment with T $_A$ =25 $^{\circ}$ C.
- B. The power dissipation P_D is based on $T_{J(MAX)} = 150^{\circ}$ C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C, Ratings are based on low frequency and duty cycles to keep initial T₁=25° C.

- D. The R _{θ,JA} is the sum of the thermal impedance from junction to case R _{θ,JC} and case to ambient.

 E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

 F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.
- B. L=60mH, I_{AS} =2.4A, V_{DD} =150V, Starting T_{J} =25° C H. $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$. I. $C_{o(er)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$.
- J. Wavesoldering only allowed at leads.


APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO MAKE CHANGES TO PRODUCT SPECIFICATIONS WITHOUT NOTICE. IT IS THE RESPONSIBILITY OF THE CUSTOMER TO EVALUATE SUITABILITY OF THE PRODUCT FOR THEIR INTENDED APPLICATION. CUSTOMER SHALL COMPLY WITH APPLICABLE LEGAL REQUIREMENTS, INCLUDING ALL APPLICABLE EXPORT CONTROL RULES, REGULATIONS AND LIMITATIONS.


AOS' products are provided subject to AOS' terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

Rev1.0: March 2024 www.aosmd.com Page 2 of 6





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







V_{DS} (Volts) Figure 2: On-Region Characteristics@125°C






V_{GS}(Volts) Figure 3: Transfer Characteristics








Temperature (°C)
Figure 5: On-Resistance vs. Junction Temperature


T_J (°C) Figure 6: Break Down vs. Junction Temperature




TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




V_{SD} (Volts) Figure 7: Body-Diode Characteristics (Note E)



 ${\bf Q_g}\,({\bf nC})$ Figure 8: Gate-Charge Characteristics





V_{DS} (Volts) Figure 10: Coss stored Energy




Figure 11: Maximum Forward Biased Safe Operating Area for AOW15S65 (Note F)






Figure 12: Maximum Forward Biased Safe Operating Area for AOWF15S65(Note F)





TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS











Pulse Width (s)
Figure 15: Normalized Maximum Transient Thermal Impedance for AOW15S65 (Note F)






Figure 16: Normalized Maximum Transient Thermal Impedance for AOWF15S65 (Note F)

Rev1.0: March 2024 **www.aosmd.com** Page 5 of 6





Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

