General Description
The AOZ2295QI-05 is a high-efficiency, easy-to-use DC/DC buck regulator that targeted for system-power supply solution. The devices are capable of supplying 12A of continuous output current with 5.1V output voltage.

The AOZ2295QI-05 integrates an independent internal linear regulator to generate 5.0V $V_{REG5}$ from input. If input voltage is lower than 5.0V, the linear regulator operates at low drop output mode, which allows the $V_{REG5}$ voltage is equal to input voltage minus the drop-output voltage of the internal linear regulator. When the buck regulator is enabled, the $V_{REG5}$ will be switch-over to output for saving LDO power consumption.

A proprietary constant on-time PWM control with input feed-forward results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input voltage range.

The device features multiple protection functions such as LDO under-voltage lockout, cycle-by-cycle current limit, output over-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2295QI-05 is available in a 4mm×4mm QFN-31L package and is rated over a -40°C to +85°C ambient temperature range.

Features
- Wide input voltage range
  - 5.5V to 25V
- 12A continuous output current
- 16A output peak current
- Output voltage: 5.1V ±2.5%
- Low RDS(ON) internal NFETs
  - 7mΩ high-side
  - 3.6mΩ low-side
- 5V LDO Output
- Constant On-Time with input feed-forward
- Ripple Reduction at light load
- Ton Extension Mode
- Ultrasonic Mode
- Ceramic capacitor stable
- Adjustable soft start
- Power Good output
- Integrated bootstrap diode
- Cycle-by-cycle current limit
- Short-circuit protection
- Thermal shutdown
- Thermally enhanced 31-pin 4mm×4mm QFN

Applications
- Notebook computers
- Tablet computers
Typical Application

Recommended BOM List

<table>
<thead>
<tr>
<th>Part</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>20μF</td>
</tr>
<tr>
<td>COUT</td>
<td>132μF</td>
</tr>
<tr>
<td>RTON</td>
<td>430kΩ</td>
</tr>
<tr>
<td>RPG</td>
<td>100kΩ</td>
</tr>
<tr>
<td>C5V</td>
<td>4.7μF</td>
</tr>
<tr>
<td>CSS</td>
<td>10nF</td>
</tr>
<tr>
<td>CFF</td>
<td>75pF</td>
</tr>
<tr>
<td>RB</td>
<td>3.3Ω</td>
</tr>
<tr>
<td>CB</td>
<td>100nF</td>
</tr>
<tr>
<td>L</td>
<td>1.0μH</td>
</tr>
<tr>
<td>ROS</td>
<td>1Ω</td>
</tr>
<tr>
<td>COS</td>
<td>100nF</td>
</tr>
</tbody>
</table>
Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Temperature Range</th>
<th>Package</th>
<th>Environmental</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOZ2295QI-05</td>
<td>-40°C to +85°C</td>
<td>31-Pin 4 mm × 4 mm QFN</td>
<td>Green</td>
</tr>
</tbody>
</table>

AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration

![AOZ2295QI-05 31-Pin 4mm x 4mm QFN](image-url)
## Pin Description

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>SS</td>
<td>Soft-Start Time Setting Pin. Connect a capacitor between SS and AGND to set the soft-start time.</td>
</tr>
<tr>
<td>2</td>
<td>EN</td>
<td>Enable Input. The device is enabled when EN is pulled high. The device shuts down when EN is pulled low. Assert EN to high for power-up after IN is supplied.</td>
</tr>
<tr>
<td>3</td>
<td>EN2</td>
<td>Internal 5V LDO Enable Input. The 5V LDO is enabled when EN2 is pulled high. The 5V LDO shuts down when EN2 is pulled low. Connect this pin with EN signal if individually LDO control is no needed.</td>
</tr>
<tr>
<td>4</td>
<td>AGND</td>
<td>Analog Ground.</td>
</tr>
<tr>
<td>5</td>
<td>FB</td>
<td>Feedback Input. Adjust the output voltage with a resistive voltage-divider between the regulator’s output and AGND.</td>
</tr>
<tr>
<td>6</td>
<td>PGOOD</td>
<td>Power Good Signal Output. PGOOD is an open-drain output used to indicate the status of the output voltage. It is internally pulled low when the output voltage is 10% lower than the nominal regulation voltage or 20% higher than the nominal regulation voltage. PGOOD is pulled low during soft-start and shut down.</td>
</tr>
<tr>
<td>7</td>
<td>USM</td>
<td>Ultrasonic mode selection. Pull this pin low to enable ultrasonic mode. Connect this pin to REG5 directly to disable ultrasonic mode.</td>
</tr>
<tr>
<td>8</td>
<td>TON</td>
<td>On-Time Setting Input. Connect a resistor between VIN and TON to set the on time.</td>
</tr>
<tr>
<td>9, 10, 11, 12, 31</td>
<td>IN</td>
<td>Supply Input. IN is the regulator input. All IN pins must be connected together.</td>
</tr>
<tr>
<td>13, 14, 15, 16, 24, 25, 30</td>
<td>PGND</td>
<td>Power Ground.</td>
</tr>
<tr>
<td>17, 18, 19, 20, 21, 22, 23</td>
<td>LX</td>
<td>Switching Node.</td>
</tr>
<tr>
<td>26, 32</td>
<td>GL</td>
<td>Low-Side MOSFET Gate connection. This is for test purposes only.</td>
</tr>
<tr>
<td>27</td>
<td>BST</td>
<td>Bootstrap Capacitor Connection. The device includes an internal bootstrap diode. Connect an external capacitor between BST and LX.</td>
</tr>
<tr>
<td>28</td>
<td>OUT</td>
<td>Output Voltage Input.</td>
</tr>
<tr>
<td>29</td>
<td>REG5</td>
<td>Internal 5V LDO output for analog functions. Bypass REG5 to AGND with a 4.7µF~10µF ceramic capacitor. Place the capacitor close to REG5 pin.</td>
</tr>
</tbody>
</table>
Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN, TON to AGND</td>
<td>-0.3 V to 27 V</td>
</tr>
<tr>
<td>LX to AGND(1)</td>
<td>-0.7 V to 27 V</td>
</tr>
<tr>
<td>BST to AGND</td>
<td>-0.3 V to 33 V</td>
</tr>
<tr>
<td>PGND to AGND</td>
<td>-0.3 V to +0.3 V</td>
</tr>
<tr>
<td>Other Pins to AGND</td>
<td>-0.3 V to 6 V</td>
</tr>
<tr>
<td>Junction Temperature (T_J)</td>
<td>+150°C</td>
</tr>
<tr>
<td>Storage Temperature (T_S)</td>
<td>-65°C to +150°C</td>
</tr>
<tr>
<td>ESD Rating-HBM(2)</td>
<td>2 kV</td>
</tr>
<tr>
<td>ESD Rating-CDM</td>
<td>1 kV</td>
</tr>
</tbody>
</table>

Notes:
1. LX to PGND Transient (t<20 ns) ------ -7 V to Vin+7 V.
2. Devices are inherently ESD sensitive, handling precautions are required.
   Human body model rating: 1.5KΩ in series with 100 pF.

Maximum Operating Ratings

The device is not guaranteed to operate beyond the Maximum Operating Ratings.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (V_IN)</td>
<td>5.5 V to 25 V</td>
</tr>
<tr>
<td>Ambient Temperature (T_A)</td>
<td>-40°C to +85°C</td>
</tr>
<tr>
<td>Package Thermal Resistance (θ JA)</td>
<td>32°C/W</td>
</tr>
<tr>
<td>(θ JC)</td>
<td>4°C/W</td>
</tr>
</tbody>
</table>

Electrical Characteristics

T_A = 25°C, V_IN=12 V, EN = 5 V, unless otherwise specified. Specifications in BOLD indicate a temperature range of -40°C to +85°C.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_IN</td>
<td>IN Supply Voltage</td>
<td></td>
<td>5.5</td>
<td>25</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_UVLO</td>
<td>Under-Voltage Lockout Threshold of V_REG5</td>
<td>V_REG5 rising, V_REG5 falling</td>
<td>3.4</td>
<td>4.2</td>
<td>4.7</td>
<td>V</td>
</tr>
<tr>
<td>I_q</td>
<td>Quiescent Supply Current of V_REG5</td>
<td>I_OUT = 0 A, V_EN &gt; 2 V, PFM mode</td>
<td>200</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I_OFF</td>
<td>Shutdown Supply Current of V_IN</td>
<td>V_EN = 0 V, V_EN2 = 0 V</td>
<td>20</td>
<td>μA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_FB</td>
<td>Reference Voltage</td>
<td></td>
<td>2.04</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_OUT</td>
<td>Output Voltage</td>
<td>C_OUT = 88 μF</td>
<td>4.947</td>
<td>5.1</td>
<td>5.253</td>
<td>V</td>
</tr>
</tbody>
</table>

Enable

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_EN</td>
<td>EN Input Threshold (5.1 V Converter)</td>
<td>Off threshold On threshold</td>
<td>1.6</td>
<td>0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_EN_HYS</td>
<td>EN Input Hysteresis</td>
<td></td>
<td>300</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_EN2</td>
<td>EN2 Input Threshold (5 V LDO)</td>
<td>Off threshold On threshold</td>
<td>1.6</td>
<td>0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_EN2_HYS</td>
<td>EN2 Input Hysteresis</td>
<td></td>
<td>300</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Ultrasonic Mode

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_USM</td>
<td>USM Input Threshold</td>
<td>Off threshold On threshold</td>
<td>1.6</td>
<td>0.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>V_USM_HYS</td>
<td>USM Input Hysteresis</td>
<td></td>
<td>300</td>
<td>mV</td>
<td></td>
<td></td>
</tr>
<tr>
<td>T_USM</td>
<td>Switching Period at Ultrasonic Mode</td>
<td>USM pin = L</td>
<td>30</td>
<td>μs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>V_USM_OUT</td>
<td>Threshold for Exit Ultrasonic Mode</td>
<td>USM pin = L, FB falling</td>
<td>1.96</td>
<td>V</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. LX to PGND Transient (t<20 ns) ------ -7 V to Vin+7 V.
2. Devices are inherently ESD sensitive, handling precautions are required.
   Human body model rating: 1.5KΩ in series with 100 pF.
## Electrical Characteristics

\( T_A = 25^\circ \text{C}, V_{\text{IN}} = 12 \text{V}, \text{EN} = 5 \text{V}, \) unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

### Symbol | Parameter |
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( T_{\text{ON_MIN}} )</td>
<td>Minimum On Time</td>
</tr>
<tr>
<td>( T_{\text{ON_MAX}} )</td>
<td>Maximum On Time</td>
</tr>
<tr>
<td>( T_{\text{OFF_MIN}} )</td>
<td>Minimum Off Time</td>
</tr>
<tr>
<td>( I_{\text{SS_OUT}} )</td>
<td>SS Source Current</td>
</tr>
<tr>
<td>( V_{\text{PG_LOW}} )</td>
<td>PGOOD Low Voltage</td>
</tr>
<tr>
<td>( V_{\text{PGH}} )</td>
<td>PGOOD Threshold (Low level to High level)</td>
</tr>
<tr>
<td>( V_{\text{PGL}} )</td>
<td>PGOOD Threshold (High level to Low level)</td>
</tr>
<tr>
<td>( V_{\text{PL}} )</td>
<td>Under Voltage Threshold</td>
</tr>
<tr>
<td>( V_{\text{PH}} )</td>
<td>Over Voltage Threshold</td>
</tr>
<tr>
<td>( R_{\text{DS(\text{(ON)})}} )</td>
<td>High-Side NFET On-Resistance</td>
</tr>
<tr>
<td>( R_{\text{DS(\text{(ON)})}} )</td>
<td>Low-Side NFET On-Resistance</td>
</tr>
<tr>
<td>( I_{\text{LIM}} )</td>
<td>Current Limit</td>
</tr>
<tr>
<td>( V_{\text{REG5}} )</td>
<td>LDO Output Voltage</td>
</tr>
<tr>
<td>( I_{\text{REG5_lim}} )</td>
<td>LDO Current Limit</td>
</tr>
<tr>
<td>( R_{\text{DIS}} )</td>
<td>Discharge Resistance</td>
</tr>
<tr>
<td>( V_{\text{TEMP}} )</td>
<td>TON Extension Mode Threshold</td>
</tr>
</tbody>
</table>

### Conditions

- \( V_{\text{SS}} = 0, C_{\text{SS}} = 0.001 \mu\text{F} \) to \( 0.1 \mu\text{F} \)
- \( I_{\text{OL}} = 500 \mu\text{A} \)
- \( \text{FB rising} \)
- \( \text{FB falling} \)
- \( V_{\text{IN}} = 12 \text{V}, V_{\text{REG5}} = 5 \text{V} \)
- \( V_{\text{EN}} = 0 \text{V}, V_{\text{LX}} = 0 \text{V} \)
- \( V_{\text{OUT}} = 5.1 \text{V} \)
- \( V_{\text{EN}} = 5 \text{V}, V_{\text{REG5}} = 5 \text{V}, I_{\text{CC}} < 35 \text{mA} \)
- \( V_{\text{OUT}} = 0 \text{V}, V_{\text{REG5}} = 5 \text{V} \)
- \( V_{\text{EN}} = 0 \text{V}, V_{\text{LX}} = 0.1 \text{V} \)
- \( V_{\text{IN}} \text{ falling} \)

### Min | Typ | Max | Unit

- 100 | ns | 1000 |
- 5000 | ns | 50000 |
- 300 | ns | 3000 |
- 7 | 10 | 13 | \( \mu\text{s} \)
- 0.5 | V | 0.5 |
- \( \pm 1 \mu\text{s} \) | 1 |
- 95 | % | 95 |
- 120 | 80 | % |
- 50 | % | 50 |
- 120 | % | 120 |
- 7 | m\Omega | 7 |
- 10 | \( \mu\text{A} \) | 10 |
- 3.6 | m\Omega | 3.6 |
- 10 | \( \mu\text{A} \) | 10 |
- 18 | A | 18 |
- 150 | 100 | \( ^\circ \text{C} \)
- 4.85 | 5.0 | 5.10 | V
- 50 | 100 | mA |
- 100 | \( \Omega \) | 100 |
- 7.0 | V | 7.0 |
Typical Characteristics

\( T_A = 25^\circ C, \ V_{IN} = 6V/8V/12V/20V, \ V_{OUT} = 5.1V, \ fs = 500kHz, \ L = 1.0\mu H, \ C_{OUT} = 22\mu F, \) unless otherwise specified.

Normal Operation
(VIN = 20V, I\textsubscript{OUT} = 12A)

![Graph 1](image1)

Normal Operation
(VIN = 20V, I\textsubscript{OUT} = 0A)

![Graph 2](image2)

Normal Operation
(VIN = 12V, I\textsubscript{OUT} = 12A)

![Graph 3](image3)

Normal Operation
(VIN = 12V, I\textsubscript{OUT} = 0A)

![Graph 4](image4)

Normal Operation
(VIN = 8V, I\textsubscript{OUT} = 12A)

![Graph 5](image5)

Normal Operation
(VIN = 8V, I\textsubscript{OUT} = 0A)

![Graph 6](image6)
Typical Characteristics

$T_A = 25^\circ C$, $V_{IN} = 6V/8V/12V/20V$, $V_{OUT} = 5.1V$, $f_s = 500kHz$, $L = 1.0\mu H$, $C_{OUT} = 22\mu F*6$, unless otherwise specified.

**Normal Operation**

(VIN = 6V, IOUT = 12A)

![Normal Operation Graph](image)

2.00$\mu$s/div

(VIN = 6V, IOUT = 0A)

![Normal Operation Graph](image)

500$\mu$s/div

**Load Transient**

(VIN = 20V, IOUT = 0A~12A @SR = 2.5A/µs)

![Load Transient Graph](image)

2.00ms/div

(VIN = 12V, IOUT = 0A~12A @SR = 2.5A/µs)

![Load Transient Graph](image)

2.00ms/div

(VIN = 8V, IOUT = 0A~12A @SR = 2.5A/µs)

![Load Transient Graph](image)

2.00ms/div

(VIN = 6V, IOUT = 0A~12A @SR = 2.5A/µs)

![Load Transient Graph](image)

2.00ms/div
Typical Characteristics

$T_A = 25^\circ C$, $V_{IN} = 6\, V/8\, V/12\, V/20\, V$, $V_{OUT} = 5.1\, V$, $fs = 500\, kHz$, $L = 1.0\, \mu H$, $C_{OUT} = 22\, \mu F^*6$, unless otherwise specified.

**Soft Start Delay Time**

**(VIN = 5V, R_{OUT} = 0.6\, \Omega)**

**Soft Start Delay Time**

**(VIN = 20V, R_{OUT} = 2.8\, \Omega)**
Typical Characteristics

$T_A = 25^\circ C$, $V_{IN} = 6\,V/8\,V/12\,V/20\,V$, $V_{OUT} = 5.1\,V$, $f_s = 500\,kHz$, $L = 1.0\,\mu H$, $C_{OUT} = 22\mu F^*6$, unless otherwise specified.

**Figure 1. Efficiency**

$V_{OUT} = 6\,V/8\,V/12\,V/20\,V$, $I_{OUT} = 1\,mA-12\,A$

**Figure 2. Efficiency (USM)**

$V_{OUT} = 6\,V/8\,V/12\,V/20\,V$, $I_{OUT} = 1\,mA-12\,A$

**Figure 3. Load Regulation**

$V_{OUT} = 6\,V/8\,V/12\,V/20\,V$, $I_{OUT} = 1\,mA-12\,A$

**Figure 4. Load Regulation (USM)**

$V_{OUT} = 6\,V/8\,V/12\,V/20\,V$, $I_{OUT} = 1\,mA-12\,A$
Detailed Description

The AOZ2295QI-05 is a high-efficiency, easy-to-use DC/DC buck regulator that targeted for system-power supply solution. The devices are capable of supplying 12A of continuous output current with 5.1 V output voltage.

The input voltage of AOZ2295QI-05 can be as low as 5.5 V. The highest input voltage of AOZ2295QI-05 can be 25 V. Constant on-time PWM with input feed-forward control scheme results in ultra-fast transient response while maintaining relatively constant switching frequency over the entire input range. True AC current mode control scheme guarantees the regulators can be stable with ceramics output capacitor. Protection features include LDO under-voltage lockout, cycle-by-cycle current limit, output over voltage and under-voltage protection, short-circuit protection, and thermal shutdown.

The AOZ2295QI-05 is available in 31-pin 4mm×4mm QFN package

Enable and Soft Start

The AOZ2295QI-05 has external soft start feature to limit in-rush current and ensure the output voltage ramps up smoothly to regulate voltage. A soft start process begins when \( V_{REG5} \) rises to over than UVLO threshold and the EN pin voltage is HIGH. An internal current source charges the external soft-start capacitor; the FB voltage follows the voltage of soft-start pin (VSS) when it is lower than 2.04 V. When VSS is higher than 2.04 V, the FB voltage is regulated by internal precise band-gap voltage (2.04 V). When VSS is higher than 3.8 V, the PGOOD signal is pulled high. The soft-start time for PGOOD can be calculated by the following formula:

\[
T_{SS}(\mu s)=420*C_{SS}(nF)
\]

If \( C_{SS} \) is 1 nF, the PGOOD high time will be 420 \( \mu \) seconds; if \( C_{SS} \) is 10 nF, the PGOOD high time will be 4.2 \( \mu \) seconds.

The soft-start time for VOUT ready can be calculated by the following formula:

\[
T_{SS}(\mu s)=220*C_{SS}(nF)
\]

If \( C_{SS} \) is 1 nF, the VOUT ready time will be 220 \( \mu \) second; if \( C_{SS} \) is 10 nF, the VOUT ready time will be 2.2 \( \mu \) second.

Constant-On-Time PWM Control with Input Feed-Forward

The control algorithm of AOZ2295QI-05 is constant-on-time PWM control with input feed-forward. The simplified control schematic is shown in Figure 6. The high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage (IN). The one-shot is triggered when the internal \( V_{REF} \) is higher than the combined information of FB voltage and the AC current information of inductor, which is processed and obtained through the sensed low-side MOSFET current once it turns-on. The added AC current information can help the stability of constant-on time control even with pure ceramic output capacitors, which have very low ESR. The AC current information has no DC offset, which does not cause offset with output load change, which is fundamentally different from other \( \sqrt{2} \) constant-on time control schemes.

The constant-on-time PWM control architecture is a pseudo-fixed frequency with input voltage feed-forward. The internal circuit of AOZ2295QI-05 sets the on-time of high-side switch inversely proportional to the IN.
\[ T_{\text{on}} \propto \frac{R_{\text{on}}(\Omega)}{V_{\text{in}}(V)} \]

To achieve the flux balance of inductor, the buck converter has the equation:

\[ F_{\text{sw}} = \frac{V_{\text{out}}}{V_{\text{in}} \cdot T_{\text{on}}} \]

Once the product of \( V_{\text{in}} \cdot T_{\text{on}} \) is constant, the switching frequency keeps constant and is independent with input voltage.

An external resistor between the IN and TON pin sets the switching on-time according to the following equation:

\[ T_{\text{on}}(\text{ns}) = \frac{R_{\text{TON}}(k\Omega)}{V_{\text{in}}(V)} \cdot 0.25 \]

A further simplified equation will be:

\[ F_{\text{sw}}(\text{KHz}) = \frac{V_{\text{out}}}{V_{\text{in}} \cdot R_{\text{TON}}(k\Omega)} \cdot 10^6 = \frac{V_{\text{out}}(V)}{R_{\text{TON}}(k\Omega)} \cdot 4 \cdot 10^4 \]

If \( V_{\text{OUT}} \) is 5.1V, and set \( F_{\text{SW}} = 500 \text{kHz} \). According to the above equation, we can find out \( R_{\text{TON}} \) is 408kΩ. Notice that the frequency would be slightly increased due to the voltage dropping at the resistance of power trace.

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator.

**True Current Mode Control**

The constant-on-time control scheme is intrinsically unstable if output capacitor’s ESR is not large enough as an effective current-sense resistor. Ceramic capacitors usually cannot be used as output capacitor. The AOZ2295QI-05 senses the low-side MOSFET current and processes it into DC current and AC current information using AOS proprietary technique. The AC current information is decoded and added on the FB pin on phase. With AC current information, the stability of constant-on-time control is significantly improved even without the help of output capacitor’s ESR; and thus the pure ceramic capacitor solution can be applicant. The pure ceramic capacitor solution can significantly reduce the output ripple (no ESR caused overshoot and undershoot) and less board area design.

**Current-Limit Setting**

The AOZ2295QI-05 has the current-limit protection by using \( R_{\text{ds(on)}} \) of the low-side MOSFET to be as current sensing. To detect real current information, a minimum constant off time (300ns typical) is implemented after a constant-on time. If the current exceeds the current-limit threshold, the PWM controller is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the inductor value and input and output voltages. The current limit will keep the low-side MOSFET on and will not allow another high-side on-time, until the current in the low-side MOSFET reduces below the current limit.

After 16 switching cycles, the AOZ2295QI-05 considers this is a true failed condition and thus turns-off both high-side and low-side MOSFET and latches off. Only when triggered, the enable can restart the AOZ2295QI-05 again.

**Output Voltage Under-voltage Protection**

If the output voltage is lower than 50% by over-current or short circuit, AOZ2295QI-05 will turns-off both high-side and low-side MOSFET immediately then latches off. Only when triggered, the enable can restart the AOZ2295QI-05 again.

**Output Voltage Over-voltage Protection**

The threshold of OVP is set 20% higher than 2V. When the VFB voltage exceeds the OVP threshold, high-side MOSFET is turned-off and low-side MOSFETs is turned-on 1μs, then latch-off.

**Power Good Output**

The power good (PGOOD) output, which is an open drain output, requires the pull-up resistor. When the output voltage is 20% below than the nominal regulation voltage for, the PGOOD is pulled low. When the output voltage is 20% higher than the nominal regulation voltage, the PGOOD is also pulled low. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.

**PFM Mode Operation**

The AOZ2295QI-05 enables pulse-frequency modulation (PFM) mode when the inductor current decreases to be across zero. In PFM operation, the conduction period of low-side MOSFET is ended at the moment that inductor current approaches zero. The output voltage slowly decreases without the low-side MOSFET discharge path until FB voltage reaches \( V_{\text{REF}} \). As a result, the switching frequency is decreased along with the load current decreases. PFM mode increases output voltage ripple but reduces switching loss to improve efficiency for light-load.

**Ripple Reduction**

When switching frequency at PFM mode is down to 50% of the original setting, AOZ2295QI-05 actively decreases on-time pulse width to reduce inductor current ripple and output voltage ripple. On-time pulse width can shrink to 70% of origin after this mechanism executes 3 times at most.
Ultrasonic Mode

In PFM mode operation, the switching frequency is possibly in the audible range (20Hz~20kHz) at an extreme low load current. The AOZ2295QI-05 provides ultrasonic mode to prevent audible noise problem. When USM pin is pulled low, the AOZ2295QI-05 allows to enable ultrasonic mode when the switching frequency of PFM mode decreased to be closed to audible range. The judgments and actions of this mode are described as below:

1. PFM mode: Once the switching period is detected to be over than 40μS, the mode moves to ultrasonic mode from next cycle.

2. Ultrasonic mode: Disable FB judgment in this mode. The controller is forced to enter next switching cycle once the switching period reaches 30μS. Meanwhile, the conduction time of low-side MOSFET is also increased to release excessive energy. When output voltage drops to \( V_{USM\_OUT} \), the operating mode moves to PFM mode immediately.

TON Extension Mode

When AOZ2295QI-05 works with a low input voltage (ex. low battery mode), the output voltage would drop due to the limitation of minimum off-time. In order to remain output voltage in target level, if the input voltage is lower than \( V_{TEM} \), AOZ2295QI-05 enables TON extension mode to extend on-time until the feedback voltage rise back to the reference voltage.

Application Information

The basic AOZ2295QI-05 application circuit is shown in Typical Application section. Component selection is explained below.

Input Capacitor

The input capacitor must be connected to the IN pins and PGND pin of the AOZ2295QI-05 to maintain steady input voltage and filter out the pulsing input current. A small decoupling capacitor, usually 4.7μF, should be connected to the \( V_{REGS} \) pin and AGND pin for stable operation of the AOZ2295QI-05. The voltage rating of input capacitor must be greater than maximum input voltage plus ripple voltage.

The input ripple voltage can be approximated by equation below:

\[
\Delta V_{IN} = \frac{I_{OUT}}{f \times C_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times V_{OUT} / V_{IN}
\]

Since the input current is discontinuous in a buck converter, the current stress on the input capacitor is another concern when selecting the capacitor. For a buck circuit, the RMS value of input capacitor current can be calculated by:

\[
I_{CIN\_RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} (1 - \frac{V_{OUT}}{V_{IN}})}
\]

if let \( m \) equal the conversion ratio:

\[
\frac{V_{OUT}}{V_{IN}} = m
\]

The relation between the input capacitor RMS current and voltage conversion ratio is calculated and shown in Figure. 7. It can be seen that when \( V_{OUT} \) is half of \( V_{IN} \), \( C_{IN} \) is under the worst current stress. The worst current stress on \( C_{IN} \) is 0.5\( I_{OUT} \).

![Figure 7. I_{CIN} vs. Voltage Conversion Ratio](www.aosmd.com)

For reliable operation and best performance, the input capacitors must have current rating higher than \( I_{CIN\_RMS} \) at worst operating conditions. Ceramic capacitors are preferred for input capacitors because of their low ESR and high ripple current rating. Depending on the application circuits, other low ESR tantalum capacitor or aluminum electrolytic capacitor may also be used. When selecting ceramic capacitors, X5R or X7R type dielectric ceramic capacitors are preferred for their better temperature and voltage characteristics. Note that the ripple current rating from capacitor manufactures is based on certain amount of life time. Further de-rating may be necessary for practical design requirement.

Inductor

The inductor is used to supply constant current to output when it is driven by a switching voltage. For given input and output voltage, inductance and switching frequency together decide the inductor ripple current, which is:

\[
\Delta I_L = \frac{V_{OUT}}{f \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)
\]

The peak inductor current is:
High inductance gives low inductor ripple current but requires larger size inductor to avoid saturation. Low ripple current reduces inductor core losses. It also reduces RMS current through inductor and switches, which results in less conduction loss. Usually, peak to peak ripple current on inductor is designed to be 30% to 50% of output current.

When selecting the inductor, make sure it is able to handle the peak current without saturation even at the highest operating temperature.

The inductor takes the highest current in a buck circuit. The conduction loss on inductor needs to be checked for thermal and efficiency requirements.

Surface mount inductors in different shape and styles are available from Coilcraft, Elytone and Murata. Shielded inductors are small and radiate less EMI noise. But they cost more than unshielded inductors. The choice depends on EMI requirement, price and size.

Output Capacitor

The output capacitor is selected based on the DC output voltage rating, output ripple voltage specification and ripple current rating.

The selected output capacitor must have a higher rated voltage specification than the maximum desired output voltage including ripple. De-rating needs to be considered for long term reliability.

Output ripple voltage specification is another important factor for selecting the output capacitor. In a buck converter circuit, output ripple voltage is determined by inductor value, switching frequency, output capacitor value and ESR. It can be calculated by the equation below:

$$\Delta V_{OUT} = \Delta I_L \times \frac{1}{8 \times f \times C_{OUT}}$$

where $C_{OUT}$ is output capacitor value and $ESR_{COUT}$ is the Equivalent Series Resistor of output capacitor.

When low ESR ceramic capacitor is used as output capacitor, the impedance of the capacitor at the switching frequency dominates. Output ripple is mainly caused by capacitor value and inductor ripple current. The output ripple voltage calculation can be simplified to:

$$\Delta V_{OUT} = \Delta I_L \times (ESR_{COUT} + \frac{1}{8 \times f \times C_{OUT}})$$

If the impedance of ESR at switching frequency dominates, the output ripple voltage is mainly decided by capacitor ESR and inductor ripple current. The output ripple voltage calculation can be further simplified to:

$$\Delta V_{OUT} = \Delta I_L \times ESR_{COUT}$$

For lower output ripple voltage across the entire operating temperature range, X5R or X7R dielectric type of ceramic, or other low ESR tantalum are recommended to be used as output capacitors.

In a buck converter, output capacitor current is continuous. The RMS current of output capacitor is decided by the peak to peak inductor ripple current. It can be calculated by:

$$I_{COUT,RMS} = \frac{\Delta I_L}{\sqrt{12}}$$

Usually, the ripple current rating of the output capacitor is a smaller issue because of the low current stress. When the buck inductor is selected to be very small and inductor ripple current is high, output capacitor could be overstressed.

Thermal Management and Layout Consideration

In the AOZ2295QI-05 buck regulator circuit, high pulsing current flows through two circuit loops. The first loop starts from the input capacitors, to the IN pin, to the LX pins, to the filter inductor, to the output capacitor and load, and then return to the input capacitor through ground. Current flows in the first loop when the high side switch is on. The second loop starts from inductor, to the output capacitors and load, to the low side switch. Current flows in the second loop when the low side low side switch is on.

In PCB layout, minimizing the two loops area reduces the noise of this circuit and improves efficiency. A ground plane is strongly recommended to connect input capacitor, output capacitor, and PGND pin of the AOZ2295QI-05.

In the AOZ2295QI-05 buck regulator circuit, the major power dissipating components are the AOZ2295QI-05 and the output inductor. The total power dissipation of converter circuit can be measured by input power minus output power.

$$P_{total\_loss} = V_{IN} \cdot I_{IN} - V_{OUT} \cdot I_{OUT}$$

The power dissipation of inductor can be approximately calculated by DCR of inductor and output current.

$$P_{inductor\_loss} = I_{OUT}^2 \cdot R_{inductor} \cdot 1.1$$

The actual junction temperature can be calculated with power dissipation in the AOZ2295QI-05 and thermal impedance from junction to ambient.
\[ T_{\text{junction}} = (P_{\text{total\_loss}} - P_{\text{inductor\_loss}}) \cdot \theta_{JA} + T_A \]

The maximum junction temperature of AOZ2295QI-05 is 150°C, which limits the maximum load current capability.

When AOZ2295QI-05 operates at the ambient temperature -40°C condition, the external components must cover the -40°C temperature condition. For example: the capacitor must use X-series type components to cover -40°C temperature condition, which can avoid the system unstable by capacitance reduction.

The thermal performance of the AOZ2295QI-05 is strongly affected by the PCB layout. Extra care should be taken by users during design process to ensure that the IC will operate under the recommended environmental conditions.
Layout Considerations

Several layout tips are listed below for the best electric and thermal performance.

1. Several layout tips are listed below for the best electric and thermal performance.
2. Connected a small copper plane to LX pin to have lower noise interference area.
3. The IN pins and pad are connected to internal high side switch drain. They are also low resistance thermal conduction path. Connected a large copper plane to IN pins to help thermal dissipation.
4. Input capacitors should be connected to the IN pin and the PGND pin as close as possible to reduce the switching spikes.
5. Decoupling capacitor C5V should be connected to $V_{REG5}$ and AGND as close as possible.
6. A large ground plane is preferred.
7. Keep sensitive signal traces such as feedback trace far away from the LX pins.
8. Pour copper plane on all unused board area and connect it to stable DC nodes, like VIN, GND or VOUT.
9. Place via to connect AGND pin and ground layer, the via must be placed as close as possible to AGND pin. Place via as close as possible to PGND pins and the ground side of output capacitor, too.
### Package Dimensions, QFN4x4-31L

#### TOP VIEW

#### BOTTOM VIEW

#### SIDE VIEW

#### RECOMMENDED LAND PATTERN

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>DIMENSION IN MM</th>
<th>DIMENSION IN INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.80 0.90 1.00</td>
<td>0.031 0.035 0.039</td>
</tr>
<tr>
<td>A1</td>
<td>0.00 0.00 0.00</td>
<td>0.000 0.000 0.000</td>
</tr>
<tr>
<td>A2</td>
<td>0.20REF 0.20REF</td>
<td>0.008REF 0.008REF</td>
</tr>
<tr>
<td>D</td>
<td>3.90 4.00 4.10</td>
<td>0.154 0.157 0.161</td>
</tr>
<tr>
<td>E</td>
<td>3.90 4.00 4.10</td>
<td>0.154 0.157 0.161</td>
</tr>
<tr>
<td>D1</td>
<td>1.16 1.21 1.26</td>
<td>0.046 0.048 0.050</td>
</tr>
<tr>
<td>D2</td>
<td>1.16 1.21 1.26</td>
<td>0.046 0.048 0.050</td>
</tr>
<tr>
<td>D3</td>
<td>1.10 1.15 1.20</td>
<td>0.043 0.045 0.047</td>
</tr>
<tr>
<td>D4</td>
<td>1.14 1.19 1.24</td>
<td>0.045 0.047 0.049</td>
</tr>
<tr>
<td>D5</td>
<td>0.35 0.40 0.45</td>
<td>0.014 0.016 0.018</td>
</tr>
<tr>
<td>D6</td>
<td>0.20 0.25 0.30</td>
<td>0.008 0.010 0.012</td>
</tr>
<tr>
<td>E1</td>
<td>1.02 1.07 1.12</td>
<td>0.040 0.042 0.044</td>
</tr>
<tr>
<td>E2</td>
<td>1.63 1.68 1.73</td>
<td>0.064 0.066 0.068</td>
</tr>
<tr>
<td>E3</td>
<td>2.48 2.53 2.58</td>
<td>0.097 0.099 0.101</td>
</tr>
<tr>
<td>E4</td>
<td>2.55 2.60 2.65</td>
<td>0.100 0.102 0.104</td>
</tr>
<tr>
<td>E5</td>
<td>0.32 0.37 0.42</td>
<td>0.012 0.014 0.016</td>
</tr>
<tr>
<td>K1</td>
<td>0.65 0.70 0.75</td>
<td>0.026 0.028 0.030</td>
</tr>
<tr>
<td>K2</td>
<td>0.28 0.33 0.38</td>
<td>0.011 0.013 0.015</td>
</tr>
<tr>
<td>S1</td>
<td>0.09 0.14 0.19</td>
<td>0.004 0.006 0.007</td>
</tr>
<tr>
<td>S2</td>
<td>0.10 0.15 0.20</td>
<td>0.004 0.006 0.008</td>
</tr>
<tr>
<td>L</td>
<td>0.30 0.35 0.40</td>
<td>0.012 0.014 0.016</td>
</tr>
<tr>
<td>L1</td>
<td>0.18 0.23 0.28</td>
<td>0.007 0.009 0.011</td>
</tr>
<tr>
<td>L2</td>
<td>0.13 0.18 0.23</td>
<td>0.005 0.007 0.009</td>
</tr>
<tr>
<td>L3</td>
<td>0.40 0.45 0.50</td>
<td>0.016 0.018 0.020</td>
</tr>
<tr>
<td>L4</td>
<td>0.35 0.40 0.45</td>
<td>0.014 0.016 0.018</td>
</tr>
<tr>
<td>L5</td>
<td>0.20 0.25 0.30</td>
<td>0.008 0.010 0.012</td>
</tr>
<tr>
<td>L6</td>
<td>0.66 0.71 0.76</td>
<td>0.026 0.028 0.030</td>
</tr>
<tr>
<td>b</td>
<td>0.15 0.20 0.25</td>
<td>0.006 0.008 0.010</td>
</tr>
<tr>
<td>b1</td>
<td>0.09 0.14 0.19</td>
<td>0.004 0.006 0.007</td>
</tr>
<tr>
<td>e</td>
<td>0.008BSC 0.016BSC</td>
<td></td>
</tr>
</tbody>
</table>

**NOTE:**

CONTROLLING DIMENSION IS MILLIMETER.
CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
Tape and Reel Dimensions, QFN4x4-31L

**QFN4x4 Carrier Tape**

**QFN4x4 Reel**

**QFN4x4 Tape**

**Leader / Trailer & Orientation**

- Normal

<table>
<thead>
<tr>
<th>TAPE SIZE</th>
<th>REEL SIZE</th>
<th>M</th>
<th>N</th>
<th>W</th>
<th>W1</th>
<th>H</th>
<th>K</th>
<th>S</th>
<th>G</th>
<th>R</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>12 mm</td>
<td>Ø330</td>
<td>#230.0</td>
<td>#79.0</td>
<td>12.0</td>
<td>17.0</td>
<td>Ø13.0</td>
<td>10.5</td>
<td>2.0</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>
Part Marking

AOZ2295QI-05
(QFN4x4)

Part Number Code
CS05

Assembly Lot Code & Assembly Location
YW LT

Year & Week Code

Pin 1

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS’s products are provided subject to AOS’s terms and conditions of sale which are set forth at:
http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or device, or system whose failure to perform can be reasonably expected to result in a significant injury of the user.