

## **General Description**

The AOZ52383QI is a general-purpose Smart Power Stage (SPS) for computing notebook CPU power, consisting of two asymmetrical MOSFETs and an integrated driver for high current, high frequency, and DC-DC converter.

The AOZ52383QI provides an output current signal (IMON). The IMON signal can be directly used to replace inductor DCR sense or resistor sense in the multiphase voltage regulator system without any temperature compensation.

The AOZ52383QI also includes an accurate module thermal monitor (TMON). TMON is a voltage sourced PTAT signal with 8 mV/°C.

The MOSFETs are individually optimized for operation in the synchronous buck configuration. The High-Side MOSFET is optimized to achieve low capacitance and gate charge for fast switching with low duty cycle operation. The low side MOSFET has ultra-low ON resistance to minimize conduction loss. The standard 4 mm x 5 mm QFN package is optimally designed to minimize parasitic inductance for minimal EMI signature.

#### **Features**


- 4.5 V to 25 V power supply range
- 45 A continuous output current
  - Up to 65A for 20 ms instantaneous current @ 14 V VIN
  - Up to 60A for 20 ms instantaneous current @ 22 V VIN
  - Up to 80A for 10 µs instantaneous current
- Optimized for switching frequency up to 1 MHz
- Integrated current monitor output signal
- Integrated temperature monitor output signal
- Fault Indicator
- VCC33 and PVCC5 Under-Voltage LockOut (UVLO)
- Zero Current Detect Function
- Over Temperature Protection
- Standard QFN4x5-24L package

## **Applications**

- Notebook computer
- Graphics card
- Communications Infrastructure



## Typical Application






# **Ordering Information**

Part Number	Ambient Temperature Range	Package	Environmental
AOZ52383QI	-40 °C to +125 °C	QFN4x5-24L	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

# **Pin Configuration**



QFN4x5-24L (Top Transparent View)

Rev. 1.0 November 2022 **www.aosmd.com** Page 2 of 17



# **Pin Description**

Pin Number	Pin Name	Pin Function
1	TMON	Temperature Monitor output signal. This pin is pulled high to VCC33 to indicate an over-temperature fault. For multiphase, the TMON pins can be connected together as a common bus. The highest voltage indicating highest temperature is sent to the controller. No more than 470 pF total capacitance can be directly connected across TMON and SGND (Pin 22). Higher capacitance is allowed with a series resistor, such as $1\mathrm{k}\Omega$ for a $100\mathrm{n}\mathrm{F}$ load.
2	SDIFD	Serial Digital Interface data input and output. Connect $1k\Omega$ to $3.3V$ .
3	SDIFCLK	Serial Digital Interface clock input.
4	PVCC5	5 V Power Rail for High-Side and Low-Side MOSFET Place a high quality low ESR ceramic capacitor (~ 1 μF / X7R) directly between PVCC5 and PGND (Pin 6).
5, 25	GL	Low-Side MOSFET Gate connection. This is for test purposes only.
6, 7, 13, 14, 26	PGND	Power Ground for power stage (Source connection of Low-Side MOSFET).
8, 9, 10, 11, 12	VSWH	Switching node connected to the Source of High-Side MOSFET and the Drain of Low-Side MOSFET.
15, 16, 17	VIN	Power stage High Voltage Input (Drain connection of High-Side MOSFET).
18	PHASE	This pin is dedicated for bootstrap capacitor AC return path connection from BOOT (Pin 19).
19	воот	High-Side MOSFET Gate Driver supply rail. Connect a 100 nF ceramic capacitor between BOOT and the PHASE (Pin 18).
20	PWM	PWM input signal from Controller IC. This input is compatible with 3.3 V Tri-State logic level.
21	VCC33	3.3V Bias for Internal Logic Blocks. Place a high quality low ESR ceramic capacitor (~ 1 µF / X7R) directly between VCC33 and SGND (Pin 22).
22	SGND	Signal Ground.
23	REFIN	Input for external reference voltage for IMON (Pin 24). This voltage should be between $0.8V$ and $1.3V$ . Connect this pin to the appropriate current sense input of the controller. Place a low ESR ceramic capacitor ( $\sim 0.1\mu F$ ) from REFIN to SGND (Pin 22).
24	IMON	Current Monitor output signal referenced to REFIN (Pin 23). This pin is pulled high to VCC33 to indicate an over-temperature and/or PVCC5 UVLO fault. It is pulled to REFIN (Pin 23) to indicate VCC33 UVLO condition. Connect the IMON output to the appropriate current sense input of the controller. No more than 56 µF capacitance can be directly connected across the IMON and REFIN (Pin 23).



# **Absolute Maximum Ratings**

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Low Voltage Supply (PVCC5)	-0.3 V to 6 V
Low Voltage Supply (VCC33)	-0.3 V to 4.3 V
High Voltage Supply (VIN)	-0.3 V to 30 V
Control Inputs (PWM, SDIFD, SDIFCLK, REFIN)	-0.3 V to (VCC33+0.3 V)
Output (TMON, IMON)	-0.3 V to (VCC33+0.3 V)
Bootstrap Voltage DC (BOOT-PGND)	-0.3 V to 33 V
Bootstrap Voltage Transient <sup>(1)</sup> (BOOT-PGND)	-8V to 40V
Bootstrap Voltage DC (BOOT-PHASE/VSWH)	-0.3 V to 6 V
BOOT Voltage Transient <sup>(1)</sup> (BOOT-PHASE/VSWH)	-0.3V to 9V
Switch Node Voltage DC (PHASE/VSWH)	-0.3 V to 30 V
Switch Node Voltage Transient <sup>(1)</sup> (PHASE/VSWH)	-8V to 38V
Low-Side Gate Voltage DC (GL)	(PGND-0.3 V) to (PVCC5+0.3 V)
Low-Side Gate Voltage Transient <sup>(2)</sup> (GL)	(PGND-2.5V) to (PVCC5+0.3V)
VSWH Current DC	35A
VSWH Current 20 ms Pulse @ 14 VIN	65A
VSWH Current 20 ms Pulse @ 22 VIN	60A
VSWH Current 10 µs Pulse	80A
Storage Temperature (T <sub>S</sub> )	-65°C to +150°C
Max Junction Temperature (T <sub>J</sub> )	150°C
ESD Rating <sup>(3)</sup>	±2kV HBM

#### Notes:

- 1. Peak voltages can be applied for  $10\,\mathrm{ns}$  per switching cycle.
- 2. Peak voltages can be applied for 20 ns per switching cycle.
- 3. Devices are inherently ESD sensitive, handling precaution are required. Human body model rating: 1.5  $\Omega$  in series with 100 pF.

# **Recommended Operating Conditions**

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
High Voltage Supply (VIN)	4.5 V to 25 V
Low Voltage Supply (VCC33)	3.135 V to 3.465 V
MOSFET Driver Supply (PVCC5)	4.75 V to 5.25 V
Control Inputs (PWM, SDIFD, SDIFCLK, REFIN)	0 V to VCC33
Output (TMON, IMON)	0 V to VCC33
Operating Frequency	200 kHz to 1 MHz



# Electrical Characteristics<sup>(4)</sup>

 $T_J$  = 25 °C to 125 °C. Typical values reflect 25 °C ambient temperature; VIN = 12 V, VCC33 = 3.3 V, PVCC5 = 5 V, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
General						
V <sub>IN</sub>	Power Stage Power Supply		4.5		25	V
V <sub>PVCC5</sub>	Low Voltage Driver Supply		4.75		5.25	V
V <sub>VCC33</sub>	Low Voltage Controller Supply		3.135		3.465	V
R <sub>θJC</sub> <sup>(5)</sup>		PCB Temp = 100°C		2.5		°C/W
R <sub>θJA</sub> <sup>(5)</sup>	Thermal Resistance	Fsw = 600 kHz, VOUT = 1 V AOS Demo Board		18		°C/W
Input Supply	and UVLO			,		
V <sub>VPVCC5_UVLO</sub>	DVOOS Harden Velterre Leeboort	PVCC5 Rising	3.90	4.2	3.45	V
V <sub>PVCC5_HYST</sub>	PVCC5 Under-Voltage Lockout	PVCC5 Hysteresis		325		mV
V <sub>VCC33_UVLO</sub>		VCC33 Rising	2.50	2.75	2.95	V
V <sub>VCC33_HYST</sub>	VCC33 Under-Voltage Lockout	VCC33 Hysteresis		275		mV
V <sub>VCC33_BO</sub>	VCC33 Brownout	VCC33 > Max (V <sub>PWM_H</sub> )	2.95	3.10	3.20	V
t <sub>tVCC33_DEL</sub>	VCC33 Power On Delay	From VCC33 UVLO release		220		μs
ı	Control Circuit Bias Current	PWM = 1.65 V		5		μA
I <sub>VCC33</sub>	Control Circuit Bias Current	PWM = 300 kHz		1.6		mA
I	Drive Circuit Operating Current	PWM = 1.65 V		8		μΑ
I <sub>PVCC5</sub>	Brive Great Operating Current	PWM = 300 kHz		8		mA
PWM Input						
$V_{PWM\_H}$	PWM Logic High Input Voltage	PWM Rising	2.65			V
V <sub>PWM_L</sub>	PWM Logic Low Input Voltage	PWM Falling			0.60	V
V <sub>PWM_L_HYS</sub>	PWM Logic Low Hysteresis Voltage			200		mV
V <sub>TRI</sub>	PWM Tri-State Window		1.20		2.20	V

#### Notes

- 4. All voltages are specified with respect to the corresponding SGND pin.
- 5. Characterization value. Not tested in production.

Rev. 1.0 November 2022 **www.aosmd.com** Page 5 of 17



# Electrical Characteristics<sup>(4)</sup> (Continued)

 $T_J$  = 25 °C to 125 °C. Typical values reflect 25 °C ambient temperature; VIN = 12 V, VCC33 = 3.3 V, PVCC5 = 5 V, unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
SDIFCLK and	SDIFD Input		'	'	,	'
V <sub>SDIFCLK_H</sub>	SDIFCLK Logic High Input Voltage		1.90			V
V <sub>SDIFCLK_L</sub>	SDIFCLK Logic Low Input Voltage				1.10	V
V <sub>SDIFCLK_HYS</sub>	SDIFCLK Logic Hysteresis Voltage			450		mV
V <sub>SDIFD_H</sub>	SDIFD Logic High Input Voltage		1.90			V
V <sub>SDIFD_L</sub>	SDIFD Logic Low Input Voltage				1.10	V
V <sub>SDIFD_HYS</sub>	SDIFD Logic Hysteresis Voltage			450		mV
V <sub>SDIFD_OUT</sub>	SDIFD Low Output Voltage	I <sub>SDIFD</sub> = 1 mA		0.2		V
<b>Current Moni</b>	tor IMON					
$V_{REFIN}$	REFIN Voltage Range		0.8	1.2	1.3	V
Δ	IMONI Occurrent Oction Accourage	IOUT ≥ 10A, 0°C < T <sub>J</sub> < 125°C		± 3		%
A <sub>IMON_GAIN</sub>	IMON Current Gain Accuracy	IOUT ≥ 10A, -40°C < T <sub>J</sub> < 0°C		± 5		%
V <sub>IMON_HOT</sub>	IMON High at Over Temperature			3.3		V
	Monitor TMON			ı		
T <sub>OTP</sub>	Over Temperature Protection Threshold	Temperature Rising		150		°C
T <sub>OTP_HYST</sub>	Over Temperature Protection Threshold Hysteresis	Temperature Falling		15		°C
A <sub>TMON_SLP</sub>	TMON Temperature Coefficient Slope			8		mV/°C
$V_{TMON\_25C}$	TMON Voltage at 25°C	$V(T_J) = 0.6 V + (8 \text{ mV} * T_J)$		0.8		V
Gate Driver T	imings			'	1	
t <sub>PDLU</sub>	PWM to High-Side Gate Delay	PWM: $H \rightarrow L$ to VSWH: $H \rightarrow L$		25		ns
t <sub>PDLL</sub>	PWM to Low-Side Gate Delay	PWM: $L \rightarrow H$ to GL: $H \rightarrow L$		30		ns
t <sub>PDHU</sub>	Low-Side to High-Side Gate Deadtime	GL: $H \rightarrow L$ to VSWH: $L \rightarrow H$		6		ns
t <sub>PDHL</sub>	High-Side to Low-Side Gate Deadtime	VSWH: $H \rightarrow 1V$ to GL: $L \rightarrow H$		6		ns
t <sub>TSSHD</sub>	Tri-State Shutdown Delay	PWM: $H \rightarrow V_{TRI}$ to GL: $H \rightarrow L$ and PWM: $L \rightarrow V_{TRI}$ to VSWH: $H \rightarrow L$		45		ns
t	Tri-State Exit Propagation Delay	PWM: $V_{TRI} \rightarrow H$ to VSWH: $L \rightarrow H$		70		ns
TSEXIT	m-state Exit Fropagation Delay	PWM: $V_{TRI} \rightarrow L$ to GL: $L \rightarrow H$		25		ns

#### Note:

4. All voltages are specified with respect to the corresponding SGND pin.



# **Functional Block Diagram**





# **Timing Diagrams**




Figure 1. PWM Input Timing Diagram




Figure 2. PWM Tri-State Hold Off and Exit Timing Diagram

Rev. 1.0 November 2022 **www.aosmd.com** Page 8 of 17



## **Typical Characteristics**

T<sub>A</sub> = 25°C, VIN = 12 V, PVCC5 = 5 V, VCC33 = 3.3 V, unless otherwise specified.




Figure 3. Efficiency vs. Load Current




Figure 5. PWM Threshold vs. Temperature




Figure 7. VCC33 ULVO Threshold vs. Temperature




Figure 4. Power Loss vs. Load Current




Figure 6. PWM Threshold vs. VCC33



# **Typical Characteristics**

 $T_A$  = 25°C, VIN = 12 V, PVCC5 = 5 V, VCC33 = 3.3 V, unless otherwise specified.




Figure 8. High-Side MOSFET SOA




Figure 9. Low-Side MOSFET SOA



## **Detailed Description**

AOZ52383QI is a fully integrated smart power module designed to work over an input voltage range of 4.5 V to 25 V with 5 V supplies for gate drive and 3.3 V supplies for internal control circuits. A number of industry leading features are employed in this smart power stage module such as IMON outputs Low-Side MOSFET current information. Other features such as thermal reporting, Bias Voltage (VCC33 and PVCC5) Under-Voltage Lock-Out (UVLO), and Low-Side MOSFET operation control for light load efficiency, are available to make the AOZ52383QI a highly versatile power module. The High-Side and Low-Side MOSFETs are combined in one package with the pin outs optimized for power routing with minimum parasitic inductance. The MOSFETs are individually tailored for efficient operation as either high side or low side switches in a low duty cycle synchronous buck converter. In addition, a high current driver is also included in the package which minimizes the gate drive loop resulting to extremely fast switching.

## Power-On Reset (POR)

The VCC33 voltage rise is monitored during initial start-up. If the rising VCC33 voltage exceeds 2.75 V (typical), and the rising PVCC5 voltage exceeds 4.2 V, normal operation of the driver is enabled after correct initialization by the controller. The PWM signals are passed through to the gate drivers, the TMON output is valid and the (IMON-REFIN) output starts at zero, and becomes valid on the first Low-Side MOSFET gate (GL) signal. The driver operation is disabled if either VCC33 or PVCC5 drops below its falling threshold.

#### **Tri-State PWM Input**

The AOZ52383QI supports a 3.3 V PWM Tri-State input and is compatible with digital multiphase controllers and other control ICs using 3.3 V PWM logic (Controller's VCC and SPS's VCC33 should share the same rail). If the pin is pulled into the Tri-State window and remains there for a set hold-off time, the driver forces both MOSFETs to their off states. When the PWM signal moves outside the shutdown window, the driver immediately resumes driving the MOSFETs according to the PWM commands. This feature is used by the PWM controllers as a method of forcing both MOSFETs off.

There is no internal resistor divider to drive PWM to the Tri-State voltage. The multiphase controller must externally drive PWM to the Tri-State voltage ( $V_{TRI}$ ) and not leave PWM at high impedance state.

## **Bootstrap Function**

The AOZ52383QI features an internal NFET that is controlled to function as a bootstrap diode. Place a high-quality ceramic

capacitor in close proximity across the BOOT and VSWH pins. The bootstrap capacitor can range between  $0.1 \mu F$  and  $0.22 \mu F$  ( $0402{\sim}0603$  and X5R ${\sim}$ X7R) for normal buck switching applications. A boot resistor can be used in series with the capacitor as MOSFET performance and operating conditions dictate.

## **Shoot-Through Protection**

Before PVCC5 and VCC33 POR, the Under-Voltage LockOut protection (UVLO) function is activated and both GH and GL are held active low (High-Side and Low-Side MOSFETs are off). If the driver has no bias voltage applied (either VCC33 or PVCC5 are missing) and is unable to actively hold the MOSFETs off, an integrated  $20\,\mathrm{k}\Omega$  resistor from the High-Side MOSFET gate to source helps keep the High-Side MOSFET device in its off state. This shoot-through protection can be especially critical in applications in which the input voltage rises before the AOZ52383QI VCC33 and PVCC5 supplies.

After POR and a 220 µs delay, the PWM signal controls both High-Side and Low-Side MOSFETs.

During switching operation, the AOZ52383QI dead time is optimized for high efficiency and ensures that simultaneous conduction of both MOSFETs cannot occur.

### Serial Digital Interface (SDIF) Bus

The SDIF is a two-wire bus consisting of a clock and data line, designed for communication between Renesas Digital Multiphase Controllers and compatible Smart Power Stage. SDIFCLK operates unidirectionally, from controller to SPS, in a push-pull configuration that is held low when not in use. SDIFD is a bi-directional line configured as an open drain pin connected to VCC33 through a single  $1\,k\Omega$  pull-up resistor placed near the controller. Typically, the bus operates at  $1\,MHz$  with frequencies up to  $2\,MHz$  allowed.

During operation, SDIF is used primarily to optimize the system level power consumption by commanding SPS into one of several power states based on CPU activity. The bus also gives permission for a SPS to report its temperature on the TMON back to the controller. This allows for individual SPS temperatures rather than only the maximum temperature to be monitored. Additionally, the controller will read calibration data from the SPS at startup to optimize the inductor current information reported on the IMON pin.

#### **Current Monitoring**

The Low-Side MOSFET current is monitored and a signal proportional to that current is the output on the IMON pin (relative to the REFIN pin) without thermal and VCC33 compensations, which are done inside the controller after



SDIF bus polls the information from SPS. Connect the IMON and REFIN pins to the appropriate current sense input pin of the controller. This method does not require external  $R_{\text{SENSE}}$  or DCR sensing of the inductor current.

Figure 10 depicts the low-side current sense concept. After the falling edge of the PWM, there are two delays: one that represents the expected propagation delay from PWM to GH/VSWH and a second blanking delay to allow time for the transition to settle; typical total time is ~350 ns. The IMON output (within controller) approximates the actual IL waveform.

The High-Side MOSFET current is not monitored in the same way, so no valid measured current is available while PWM is high (including the short delays before and after). During this time, the IMON outputs the last valid Low-Side MOSFET current before the sampling stopped. On start up after POR, the IMON outputs zero (relative to REFIN, which represents zero current) until the switching begins and the current can be properly measured.




Figure 10. IMON Signal Reconstruction of Inductor Current

#### **Thermal Monitoring**

The AOZ52383QI monitors its internal temperature and provides a signal proportional to that temperature on the TMON pin. TMON has a voltage of 600 mV at 0°C and reflects temperature at 8 mV/°C. The TMON output is valid after the proper command from the controller over the SDIF bus.

In a multiphase, or multi-rail, application each TMON pin will be tied together and a single signal is routed back to the controller. However, each AOZ52383QI will only report its temperature after the appropriate command is sent over the SDIF bus. This allows for individual phase temperature readings instead of simply the maximum temperature at any given time.

If an over-temperature fault occurs, the IMON pin is pulled high to 3.3 V.

#### **Thermal Protection**

If the internal temperature exceeds the over-temperature trip point (+150°C typical), the IMON pin is pulled high to 3.3 V and no other action will be taken. The IMON remains in the fault mode until the junction temperature drops below +135°C (typical); at that point, the IMON resumes normal operation.

#### **Fault Reporting**

Over-temperature detection pulls the IMON pin to a 3.3 V, so that the PWM controller quickly recognizes it as out of the normal range.

The fault reporting and respective SPS response are summarized in Table 1.

Table 1. Fault	Protection	Summary	/ Table
----------------	------------	---------	---------

Fault Event	IMON	Response
Over Temperature	3.3 V	IMON fault flag is raised but SPS continues switching until controller provide further action.
PVCC5 UVLO	3.3 V	Switching stops while in UVLO. When PVCC5 voltage is above POR for 210 µs:  GH and GL follow PWM  TMON is valid  IMON-REFIN is valid after GL first goes low.
VCC33 UVLO	IMON-REFIN = 0 V	Switching stops while in UVLO. SPS waits for controller to clear fault flag via SDIF Bus.
VCC33 Brownout	3.3 V	Switching stops. SPS waits for controller to clear fault flag via SDIF Bus.



## **Layout Guidelines**




Figure 11. Evaluation Board




Figure 12. VCC and PVCC Input Filters

- The VCC33 and PVCC5 input ceramic capacitor should be placed as close as possible to the IC. It is recommended to place two independent R/C filters for each.
- VCC33 capacitor should be placed between VCC33 and the next adjacent SGND to achieve best noise filtering.
- PVCC5 capacitor should be placed between PVCC5 and the nearest PGND power plate to provide maximum instantaneous driver current for low side MOSFET during switching cycle. It also can connect PGND to inner layers through VIAs.
- The capacitor size could be adopted as either 0603 or 0402. However, please keep the effective capacitance no less than 1 µF in any condition.




Figure 13. Bootstrap Resistor and Capacitor

 The bootstrap resistor and capacitor need to be placed as close as possible to IC, directly connect between PHASE and BOOT.




Figure 14. VIN Power Planes and Input Capacitors

- Place VIN and PGND planes as shown in above.
- Ceramic capacitors should be placed directly between VIN and PGND. Moreover, place these capacitors closer to the SPS for the best VIN power path decoupling.
- At least equivalent 20 µF should be reserved for each phase SPS.
- Smaller capacitance values, placed closer to the SPS VIN/PGND pin(s), results in better high frequency noise absorbing.






Figure 15. VIAs for Exposed Pads

- To achieve better thermal performance, additional VIAs can be placed under VIN and PGND exposed pads.
- 0.3 mm VIAs for exposed pads are the recommended via sizes. As shown in Figure 15, 7 VIAs and 2 VIAs are recommended for PGND and VIN exposed pads, respectively.




Figure 16. VSWH Plane

- VSWH is a high voltage swing node and behaves as noise antenna.
- Place the inductor next to VSWH pins and make the VSWH plane wide and short to minimize the switching noise propagation.
- If a snubber network is required, place the resistor and capacitor between VSWH and PGND planes, directly.
   The R/C network can be placed at bottom.




Figure 17. Grounding and VIAs

- It is recommended to make a single connection between SGND and PGND which can be made on the top layer or through VIA to inner layers.
- It is recommended to make the entire first inner layer (below top layer) as grounding plane, at least.
- In order to minimize the parasitic loop inductance and resistance, place more VIAs around the input and output capacitor soldering pads.






Figure 18. Signal Trace


- PWM, SDIFD and SDIFCLK all are high speed digital signals. Route these traces from pins directly.
- Do not cross these traces with any power nodes on any layers.
- IMON and REFIN are current monitor signal output.
- In order to prevent common mode noise and interference, it is better place IMON and REFIN in-parallel or shield with GND.




# Package Dimensions, QFN4x5-24L







### RECOMMENDED LAND PATTERN



U	IV	11	l :	m	۱r	n

	DIM	1ENSION IN	MM	DIME	NSION IN IN	ICHES	
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX	
А	0.70	0 0.75		0.028	0.030	0.031	
A1	0.00	0.025	0.05	0.000	0.001	0.002	
A3	0.15	0.20	0.25	0.006	0.008	0.010	
b	0.20	0.25	0.30	0.008	0.010	0.012	
b1	0.44	0.49	0.54	0.017	0.019	0.021	
D	3.90	4.00	4.10	0.154	0.157	0.161	
D1	3.34	3.44	3.54	0.131	0.135	0.139	
D2	2.09	2.19	2.29	0.082	0.086	0.090	
D3	0.88	0.98	1.08	0.035	0.039	0.043	
D4	1.68	1.78	1.88	0.066	0.070	0.074	
D5	0.34	0.39	0.44	0.013	0.015	0.017	
E	4.90	5.00	5.10	0.193	0.197	0.201	
E1	0.72	0.82	0.92	0.028	0.032	0.036	
E2	1.39	1.49	1.59	0.055	0.059	0.063	
E3	1.42	1.52	1.62	0.056	0.060	0.064	
E4	1.57	1.67	1.77	0.062	0.066	0.070	
E5	0.12	0.17	0.22	0.005	0.007	0.009	
E6	0.21	0.26	0.31	0.008	0.010	0.012	
E7	0.27	0.32	0.37	0.011	0.013	0.015	
е		0.50BSC			0.020BSC		
K1		0.36ref.			0.014ref.		
K2		1.08ref.			0.043ref.		
К3		1.48ref.			0.058ef.		
K4		0.48ref.			0.019ref.		
K5		0.58ref.			0.023ref.		
K6		0.15ref.			0.006ref.		
K7		0.35ref.			0.014ref.		
L	0.29	0.34	0.39	0.011	0.013	0.015	
L1	0.25	0.30	0.35	0.010	0.012	0.014	
L2	0.23	0.28	0.33	0.009	0.011	0.013	
L3	0.35	0.40	0.45	0.014	0.016	0.018	
L4	0.56	0.61	0.66	0.022	0.024	0.026	
L5	0.21	0.26	0.31	0.008	0.010	0.012	
L6	0.07	0.12	0.17	0.003 0.005 0.00			


#### NOTE:

1. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

2. DOTTED OUTLINE IS GUIDELINE TO BE COMPATIBLE WITH INDUSTRY COMMON LAYOUT BUT NOT RECOMMENDED BY AOS.




# Tape and Reel Dimensions, QFN4x5-24L



UNIT:

PACKAGE	A0	В0	К0	D0	D1	W	E	F	P0	P1	P2	Т
QFN5×4 -0.75	4.30 ±0.10	5.30 ±0.10	1.10 ±0.10	Ø1.50 +0.10 -0.00	ø1.50 ±0.10	12.00 ±0.3	1.75 ±0.10	5.50 ±0.05	4.00 ±0.10	8.00 ±0.10	2.00 ±0.05	0.30 ±0.05




TAPE SIZE	REEL SIZE	М	N	>	W1	Ħ	К	S		
12 mm	ø330	ø330 ±0.50	ø97.00 ±0.10	13.0 ±0.30	17.40 ±1.00	Ø13.0 +0.5 -0.2	10.6	2.00 ±0.50		

# QFN5x4\_24L\_EP3\_S Tape


Leader / Trailer & Orientation

> Unit Per Reel: 3000pcs





## **Part Marking**



#### LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms\_and\_conditions\_of\_sale

#### LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.