

AOZ5653BQI

High-Current, High-Performance DrMOS Power Module

General Description

The AOZ5653BQI is a high efficiency synchronous buck power stage module consisting of two asymmetrical MOSFETs and an integrated driver. The MOSFETs are individually optimized for operation in the synchronous buck configuration. The High-Side MOSFET is optimized to achieve low capacitance and gate charge for fast switching with low duty cycle operation. The Low-Side MOSFET has ultra-low ON resistance to minimize conduction loss. The compact 4 mm x 4 mm QFN package is optimally chosen and designed to minimize parasitic inductance for minimal EMI signature. Drop-in design for TDA21240.

The AOZ5653BQI uses PWM input for accurate control of the power MOSFETs switching activities, is compatible with 3.3 V logic.

A number of features are provided making the AOZ5653BQI a highly versatile power module. The boot- strap switch is integrated in the driver. The pin-out is also optimized for low parasitics, keeping their effects to a minimum.

Features


- 4.5 V to 20 V power supply range
- 4.5 V to 5.5 V driver supply range
- 40 A continuous output current
 - Up to 60 A with 10 ms on pulse
 - Up to 80 A with 10 μs on pulse
- Up to 2 MHz switching operation
- 3.3 V PWM input compatible
- Under-Voltage Lockout protection
- Thermal Warning indicator
- Low Profile QFN4x4-30L package

Applications

- Modules
- VRMs for motherboards
- Point of load DC/DC converters



Typical Application






Ordering Information

Part Number	Ambient Temperature Range	Package	Environmental		
AOZ5653BQI	-40 °C to +125 °C	QFN4x4-30L	RoHS		



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit https://aosmd.com/sites/default/files/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



QFN4x4-30L (Top Transparent View)

Rev. 1.0 February 2024 **www.aosmd.com** Page 2 of 14



Pin Description

Pin Number	Pin Name	Pin Function						
1	DISB#	Output disable pin. When this pin is pulled to a logic low level, the IC is disabled. There is an internal pull-down resistor to AGND.						
2	PWM	PWM input signal from the controller IC. When DISB# = 0 V, the internal resistor divider will be disconnected and this pin will be at high impedance.						
3	VCC	5 V Bias for Internal Logic Blocks. Ensure to position a 1 μF MLCC directly between VCC and AGND (Pin 5).						
4, 28 PGND		Power Ground pin for High-Side and Low-Side MOSFET Gate Drivers. Ensure to connect 1 μF irectly between PGND and PVCC (Pin 29).						
5	AGND	Signal Ground.						
6	воот	High-Side MOSFET Gate Driver supply rail. Connect a 100 nF ceramic capacitor between BOOT and the PHASE (Pin 7).						
7	PHASE	This pin is dedicated for bootstrap capacitor AC return path connection from BOOT (Pin 6).						
8, 9, 10, 11, 12	VIN	Power stage High Voltage Input (Drain connection of High-Side MOSFET).						
13, 14, 15	PGND	Power Ground pin for power stage (Source connection of Low-Side MOSFET).						
16, 17, 18, 19, 20, 21, 22, 23	VSWH	Switching node connected to the Source of High-Side MOSFET and the Drain of Low-Side MOSFET. These pins are used for Zero Cross Detection and Anti-Overlap Control as well as main inductor terminal.						
24, 25, 26, 27	GL	Low-Side MOSFET Gate connection. This is for test purposes only.						
29	PVCC	5V Power Rail for High-Side and Low-Side MOSFET Drivers. Ensure to position a 1 μF MLCC directly between PVCC and PGND (Pin 28).						
30	THWN	Thermal warning indicator. This is an open-drain output. When the temperature at the driver IC die reaches the Over Temperature Threshold, this pin is pulled low.						



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
Low Voltage Supply (VCC, PVCC)	-0.3 V to 7 V
High Voltage Supply (VIN)	-0.3 V to 25 V
Control Inputs (PWM, DISB#)	-0.3 V to (VCC + 0.3 V)
Output (THWN)	-0.3 V to (VCC + 0.3 V)
Bootstrap Voltage DC (BOOT-PGND)	-0.3 V to 28 V
Bootstrap Voltage Transient (1) (BOOT-PGND)	-8 V to 35 V
Bootstrap Voltage DC (BOOT-PHASE/VSWH)	-0.3 V to 7 V
BOOT Voltage Transient (1) (BOOT-PHASE/VSWH)	-0.3 V to 9 V
Switch Node Voltage DC (PHASE/VSWH)	-0.3 V to 25 V
Switch Node Voltage Transient ⁽¹⁾ (PHASE/VSWH)	-8 V to 33 V
Low-Side Gate Voltage DC (GL)	(PGND - 0.3 V) to (PVCC + 0.3 V)
Low-Side Gate Voltage Transient (2) (GL)	(PGND - 2.5 V) to (PVCC + 0.3 V)
VSWH Current DC	40 A
VSWH Current 10ms Pulse	60 A
VSWH Current 10us Pulse	80 A
Storage Temperature (T _S)	-65 °C to +150 °C
Max Junction Temperature (T _J)	150 °C
ESD Rating (3)	2 kV

Notes:

- 1. Peak voltages can be applied for 10 ns per switching cycle.
- 2. Peak voltages can be applied for 20 ns per switching cycle.
- 3. Devices are inherently ESD sensitive, handling precaution are required. Human body model rating: 1.5 Ω in series with 100 pF.

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
High Voltage Supply (VIN)	4.5 V to 20 V
Low Voltage / MOSFET Driver Supply (VCC, PVCC)	4.5 V to 5.5 V
Control Inputs (PWM, DISB#)	0 V to VCC
Output (THWN)	0 V to VCC
Operating Frequency	200 kHz to 2 MHz



Electrical Characteristics⁽⁴⁾

 $T_J = 0$ °C to 150 °C, VIN = 12 V, VOUT = 1V, PVCC = VCC = DISB# = 5 V, unless otherwise specified. Min/Max values are guaranteed by test, design or statistical correlation.


Symbol Parameter		Conditions	Min	Тур	Max	Units
General			•	'		
V _{IN}	Power Stage Power Supply		4.5		20	V
V _{CC}	Low Voltage Bias Supply	PVCC = VCC	4.5		5.5	V
R ₀ JC (4)	Thermal Resistance	Reference to High-Side MOSFET temperature rise		2.5		°C/W
R _{0JA} (4)		Freq = 300 kHz. AOS Demo Board.		12.5		°C/W
Input Suppl	y and UVLO					
V _{CC_UVLO}	Under-Voltage Lockout	VCC Rising		3.5	3.9	V
V _{CC_HYST}		VCC Hysteresis		400		mV
	Control Circuit Bios Comment	DISB# = 0 V		1		μA
I _{VCC}	Control Circuit Bias Current	PWM = 0 V		1000		μA
I	Drive Cinevit On anoting Comment	PWM = 400 kHz, 20% Duty Cycle		12		mA
PVCC	Drive Circuit Operating Current	PWM = 1 MHz, 20% Duty Cycle		30		mA
PWM Input						
V _{PWMH}	Logic High Input Voltage		2.7			V
V _{PWML}	Logic Low Input Voltage				0.72	V
R _{PWM_SRC}	DIMAN Div. Invest Occurrent			8		kΩ
R _{PWM_SNK}	PWM Pin Input Current			4		kΩ
V _{PMW_FLOAT}	PWM Tri-State Voltage Clamp	PWM = Floating		1.67		V
DISB# Input	L					
V _{DISB#_ON}	Enable Input Voltage		2.0			V
V _{DISB#_OFF}	Disable Input Voltage				0.8	V
R _{DISB#}	DISB# Input Resistance	Pull-Down Resistor		810		kΩ
Gate Driver	Timing					
t _{PDLU}	PWM to High-Side Gate	PWM: $H \rightarrow L$, VSWH: $H \rightarrow L$		24		ns
t _{PDLL}	PWM to Low-Side Gate	PWM: $L \rightarrow H$, GL: $H \rightarrow L$		25		ns
t _{PDHU}	Low-Side to High-Side Gate Deadtime	GL: $H \rightarrow L$, $GH^{(6)}$: $L \rightarrow H$		15		ns
t _{PDHL}	High-Side to Low-Side Gate Deadtime	VSWH: H → 1V, GL: L → H		13		ns
t _{TSSHD}	Tri-State Shutdown Delay	PWM: L \rightarrow VTRI, GL: H \rightarrow L and PWM: H \rightarrow VTRI, VSWH: H \rightarrow L		25		ns
t _{TSEXIT}	Tri-State Propagation Delay	PWM: VTRI \rightarrow H, VSWH: L \rightarrow H PWM: VTRI \rightarrow L, GL: L \rightarrow H		30		ns
Thermal No	tification ⁽⁵⁾			•		
T _{JTHWN}	Junction Thermal Threshold	Temperature Rising		150		°C
T _{JHYST}	Junction Thermal Hysteresis	Temperature Falling		30		°C
V _{THWN}	THWN Pin Output Low	I _{THWN} = 0.5 mA		60		mV
R _{THWN}	THWN Pull-Down Resistance	- I TOVVIN S.S		120		Ω
TITAALA						

Note

- 4. All voltages are specified with respect to the corresponding AGND pin.
- 5. Characterization value. Not tested in production.
- 6. GH is an internal pin.



Functional Block Diagram





Timing Diagrams

Table 1. Input Control Truth Table

DISB#	PWM	GH (Not a Pin)	GL
L	X	L	L
Н	Н	Н	L
Н	L	L	Н
Н	Tri-state	L	L




Figure 1. PWM Logic Input Timing Diagram




Figure 2. PWM Tri-State Hold Off and Exit Timing Diagram

Rev. 1.0 February 2024 **www.aosmd.com** Page 7 of 14



Typical Characteristics

T_A = 25 °C, VIN = 12 V, VOUT = 1 V, PVCC = VCC = DISB# = 5 V, unless otherwise specified.




Figure 3. Efficiency vs Load Current




Figure 5. PWM Threshold vs. Temperature




Figure 7. DISB# Threshold vs Temperature




Figure 4. Power Loss vs Load Current




Figure 6. UVLO (VCC) Threshold vs. Temperature




Figure 8. PWM Threshold vs VCC Voltage

Rev. 1.0 February 2024 **www.aosmd.com** Page 8 of 14



Application Information

AOZ5653BQI is a fully integrated power module designed to work over an input voltage range of 4.5 V to 20 V with a separate 5 V supply for gate drive and internal control circuitry. The MOSFETs are individually optimized for efficient operation on both High-Side and Low-Side for a low duty cycle synchronous buck converter. High current MOSFET Gate Drivers are integrated in the package to minimize parasitic loop inductance for optimum switching efficiency.

Powering the Module and the Gate Drives

An external supply PVCC = 5 V is required for driving the MOSFETs. The MOSFETs are designed with optimally customized gate thresholds voltages to achieve the most advantageous compromise between fast switching speed and minimal power loss. The integrated gate driver is capable of supplying large peak current into the Low-Side MOSFET to achieve fast switching. A ceramic bypass capacitor of 1µF or higher is recommended from PVCC (Pin 29) to PGND (Pin 28). The control logic supply VCC (Pin 3) can be derived from the gate drive supply PVCC (Pin 29) through an RC filter to bypass the switching noise (See Typical Application Circuit).

The boost supply for driving the High-Side MOSFET is generated by connecting a small capacitor (100 nF) between the BOOT (Pin 6) and the switching node PHASE (Pin 7). It is recommended that this capacitor $C_{\rm BOOT}$ should be connected to the device across Pin 5 and Pin 7 as close as possible. A bootstrap switch is integrated into the device to reduce external component count. An optional resistor $R_{\rm BOOT}$ in series with $C_{\rm BOOT}$ between 1 Ω to 5 Ω can be used to slow down the turn on speed of the High-Side MOSFET to achieve both short switching time and low VSWH switching node spikes at the same time.

Under-voltage Lockout

AOZ5653BQI starts up to normal operation when VCC rises above the Under-Voltage LockOut (UVLO) threshold voltage. The UVLO release is set at 3.5V typically. Since the PWM control signal is provided from an external controller or a digital processor, extra caution must be taken during start up. AOZ5653BQI must be powered up before PWM input is applied.

Normal system operation begins with a soft start sequence by the controller to minimize in-rush current during start up. Powering the module with a full duty cycle PWM signal may lead to many undesirable consequences due to excessive power. AOZ5653BQI provides some protections such as UVLO and thermal monitor. For system level protection, the PWM controller should monitor the current output and protect the load under all possible operating and transient conditions.

Disable (DISB#) Function

The AOZ5653BQI can be enabled and disabled through DISB# (Pin 1). The driver output is disabled when DISB# input is connected to AGND. The module would be in standby mode with low quiescent current of less than 1 μ A. The module will be active when DISB# is connected to VCC Supply. The driver output will follow PWM input signal. A weak pull-down resistor is connected between DISB# and AGND.

Power up sequence design must be implemented to ensure proper coordination between the module and external PWM controller for soft start and system enable/disable. It is recommended that the AOZ5653BQI should be disabled before the PWM controller is disabled. This would make sure AOZ5653BQI will be operating under the recommended conditions.

Input Voltage VIN

AOZ5653BQI is rated to operate over a wide input range from 4.5V to 20V. For high current synchronous buck converter applications, large pulse current at high frequency and high current slew rates (di/dt) will be drawn by the module during normal operation. It is strongly recommended to place a bypass capacitor very close to the package leads at the input supply (VIN). Both X7R or X5R quality surface mount ceramic capacitors are suitable.

The High-Side MOSFET is optimized for fast switching by using low gate charges (Q_G) device. When the module is operated at high duty cycle ratio, conduction loss from the High-Side MOSFET will be higher. The total power loss for the module is still relatively low but the High-Side MOSFET higher conduction loss may have higher temperature. The two MOSFETs have their own exposed pads and PCB copper areas for heat dissipation. It is recommended that worst case junction temperature be measured for both High-Side MOSFET and Low-Side MOSFET to ensure that they are operating within Safe Operating Area (SOA).

PWM Input

AOZ5653BQI is compatible with 3V PWM logic. Refer to Figure 1 for PWM logic timing and propagation delays diagram between PWM input and the MOSFET gate drives. AOZ5653BQI is compatible with 3V PWM logic.



To ensure that AOZ5653BQI would start up properly during VCC power ramping up, the module should be at Tri-State until a valid PWM logic output from the controller is available. AOZ5653BQI has an internal resistor dividers (4kOhm to GND and 8kOhm to VCC=5V) to clamp the PWM to 1.67V once the part is enabled.

The PWM is also compatible with Tri-State input. When the PWM output from the external PWM controller is in high impedance or not connected both High-Side and Low-Side MOSFETs are turned off and VSWH is in high impedance state. Table 2 shows the thresholds level for high-to-low and low-to-high transitions as well as Tri-State window.

There is a Holdoff Delay between the corresponding PWM Tri-State signal and the MOSFET gate drivers to prevent spurious triggering of Tri-State mode which may be caused by noise or PWM signal glitches. The Holdoff Delay is typically 155 ns.

Table 2. PWM Input and Tri-State Threshold

Threshold	VPWMH	VPWML	VTRIH	VTRIL
AOZ5653BQI	2.7V	0.72V	1.35V	2.1V

Note: See Figure 2 for propagation delays and Tri-State window.

Gate Drives

AOZ5653BQI has an internal high current high speed driver that generates the floating gate driver for the High-Side MOSFET and a complementary driver for the Low-Side MOSFET. An internal shoot through protection scheme is implemented to ensure that both MOSFETs cannot be turned on at the same time. The operation of PWM signal transition is illustrated as below.

1. PWM from logic Low to logic High

When the falling edge of Low-Side Gate Driver output GL goes below 1 V, the blanking period is activated. After a pre-determined value (t_{PDHU}), the complementary High-Side Gate Driver output GH is turned on.

2. PWM from logic High to logic Low

When the falling edge of switching node VSWH goes below 1 V, the blanking period is activated. After a pre-determined value (t_{PDHL}), the complementary Low-Side Gate Driver output GL is turned on

This mechanism prevents cross conduction across the input bus line VIN and PGND. The anti-overlap circuit monitors the switching node VSWH to ensure a smooth transition between the two MOSFETs under any load transient conditions.

Thermal Warning (THWN)

The driver IC temperature is internally monitored and a thermal warning flag at THWN (Pin 30) is asserted if it exceeds 150 °C. This warning flag is reset when the temperature drops back to 120 °C. THWN is an open drain output that is pulled to AGND to indicate an over-temperature condition. It should be connected to VCC through a resistor for monitoring purpose. The device will not power down during the over temperature condition.



PCB Layout Guidelines

AOZ5653BQI is a high current module rated for operation up to 2 MHz. This requires fast switching speed to keep the switching losses and device temperatures within limits. An integrated gate driver within the package eliminates driver-to-MOSFET gate pad parasitic of the package or on PCB.

To achieve high switching speeds, high levels of slew rate (dv/dt and di/dt) will be present throughout the power train which requires careful attention to PCB layout to minimize voltage spikes and other transients. As with any synchronous buck converter layout, the critical requirement is to minimize the path of the primary switching current loop formed by the High-Side MOSFET, Low-Side MOSFET, and the input bypass capacitor C_{IN}. The PCB design is greatly simplified by the optimization of the AOZ5653BQI pin out. The power inputs of VIN and PGND are located adjacent to each other and the input bypass capacitors C_{IN} should be placed as close as possible to these pins. The area of the secondary switching loop is formed by Low-Side MOSFET, output inductor L1, and output capacitor COUT is the next critical requirement. This requires second layer or "Inner 1" to be the PGND plane. VIAs should then be placed near PGND pads.

While AOZ5653BQI is a highly efficient module, it is still dissipating significant amount of heat under high power conditions. Special attention is required for thermal design. MOSFETs in the package are directly attached to individual exposed pads (VIN and PGND) to simplify thermal management. Both VIN and VSWH pads should be attached to large areas of PCB copper. Thermal relief pads should be placed to ensure proper heat dissipation to the board. An inner power plane layer dedicated to VIN, typically the high voltage system input, is desirable and VIAs should be provided near the device to connect the VIN pads to the power plane. Significant amount of heat can also be dissipated through multiple PGND pins. A large copper area connected to the PGND pins in addition to the system ground plane through VIAs will further improve thermal dissipation.

The top most layer of the PCB should comprise of wide and exposed copper area for the primary AC current loop which runs along VIN pad originating from the input capacitors C10, C11 and C12 that are mounted to a large PGND pad. They serve as thermal relief as heat flows down to the VIN exposed pad that fan out to a wider area. Adding VIAs will only help transfer heat to cooler regions of the PCB board through the other layers beneath but serve no purpose to AC activity as all the AC current sees the lowest impedance on the top layer only.

As the primary and secondary (complimentary) AC current loops move through VIN to VSWH and through PGND to VSWH, large positive and negative voltage spike appear at the VSWH terminal which are caused by the large internal di/dt produced by the package parasitic. To minimize the effects of this interference at the VSWH terminal, at which the main inductor L1 is mounted, size just enough for the inductor to physically fit. The goal is to employ the least amount of copper area for this VSWH terminal, only enough so the inductor can be securely mounted.


To minimize the effects of switching noise coupling to the rest of the sensitive areas of the PCB, the area directly underneath the designated VSWH pad or inductor terminal is voided and the shape of this void is replicated descending down through the rest of the layers.

Positioning via through the landing pattern of the VIN and PGND thermal pads will help quickly facilitate the thermal build up and spread the heat much more quickly towards the surrounding copper layers descending from the top layer. (See RECOMMENDED LANDING PATTERN AND VIA PLACEMENT section).


The exposed pads dimensional footprint of the 4x4 QFN package is shown on the package dimensions page. For optimal thermal relief, it is recommended to fill the PGND and VIN exposed landing pattern with 10mil diameter VIAs. 10 mil diameter is a commonly used via diameter as it is optimally cost effective based on the tooling bit used in manufacturing. Each via is associated with a 20 mil diameter keep out. Maintain a 5mil clearance (127 μm) around the inside edge of each exposed pad in an event of solder overflow, potentially shorting with the adjacent expose thermal pad.




Package Dimensions, QFN4x4-30L



TOP VIEW




SIDE VIEW





RECOMMENDED LAND PATTE




CVMBOLC	DIN	MENSION IN	MM	DIME	DIMENSION IN INCHES				
SYMBOLS	MIN	NOM	MAX	MIN	NOM	MAX			
Α	0.85	0.90	0.95	0.95 0.033		0.037			
A1	0.00	-	0.05	0.000	-	0.002			
A2		0.2REF			0.008REF				
Е	3.90	4.00	4.10	0.154	0.157	0.161			
E1	1.20	1.25	1.30	0.047	0.049	0.051			
E2	1.20	1.25	1.30	0.047	0.049	0.051			
E3	2.25	2.30	2.35	0.089	0.091	0.093			
E4	0.38	0.43	0.48	0.015	0.017	0.019			
E5	3.35	3.40	3.45	0.132	0.134	0.136			
D	3.90	4.00	4.10	0.154	0.157	0.161			
D1	1.18	1.23	1.28	0.046	0.048	0.050			
D2	1.22	1.27	1.32	0.048	0.050	0.052			
D3	0.90	0.95	1.00	0.035	0.037	0.039			
D4	0.68	0.73	0.78	0.027	0.029	0.031			
D5	0.35	0.40	0.45	0.014	0.016	0.018			
L	0.30	0.35	0.40	0.012	0.014	0.016			
L1	0.60	0.65	0.70	0.024	0.026	0.028			
L2	0.64	0.69	0.74	0.025	0.027	0.029			
L3	0.82	0.87	0.92	0.032	0.034	0.036			
L4	0.47	0.52	0.57	0.019	0.020	0.022			
L5	0.70	0.75	0.80	0.028	0.030	0.031			
K	0.48	0.53	0.58	0.019	0.021	0.023			
K1	0.25	0.30	0.35	0.010	0.012	0.014			
b	0.20	0.25	0.30	0.008	0.010	0.012			
b1	0.13	0.18	0.23	0.005	0.007	0.009			
е		0.45BSC 0.018BSC							

NOTE CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.

Rev. 1.0 February 2024 **www.aosmd.com** Page 12 of 14




Tape and Reel Dimensions, QFN4x4-30L




UNIT: MM

PACKAGE	A0	B0	K0	D0	D1	E	E1	E2	P0	P1	P2	Т
QFN4x4 (12 mm)	4.35 ±0.10	4.35 ±0.10	1.10 ±0.10	1.50 MIN.	1.50 +0.1 -0.0	12.0 ±0.3	1.75 ±0.10	5.50 ±0.05	8.00 ±0.10	4.00 ±0.10	2.00 ±0.05	0.30 ±0.05




TAPE SIZE	REEL SIZE	М	N	W	W1	Н	K	S	G	R	V
12 mm	Ø330	Ø330.0 ±2.0	Ø79.0 ±1.0	12.4 +2.0 -0.0	17.0 +2.6 -1.2	Ø13.0 ±0.5	10.5 ±0.2	2.0 ±0.5			

QFN4x4 Tape





Part Marking



LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. Alpha and Omega Semiconductor does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms and conditions of sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or 2. A critical component in any component of a life support,

(b) support or sustain life, and (c) whose failure to perform device, or system whose failure to perform can be when properly used in accordance with instructions for use reasonably expected to cause the failure of the life support provided in the labeling, can be reasonably expected to device or system, or to affect its safety or effectiveness. result in a significant injury of the user.

Rev. 1.0 February 2024 **www.aosmd.com** Page 14 of 14